

TPUMASMREF/D

REV 3

**Time Processor Unit**  
**Macro Assembler**  
**(TPUMASM)**  
**Reference Manual**

PRELIMINARY

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design and manufacture of the part.

Motorola and the Motorola Logo\* are registered trademarks of Motorola Inc. Motorola Inc. is an Equal Opportunity/Affirmative Action Employer.

© 1993, 1994, 1996, MOTOROLA, INC.; ALL RIGHTS RESERVED

## CONTENTS

|                                 |    |
|---------------------------------|----|
| CHAPTER 1 TPU DESCRIPTION       | 7  |
| 1.1 The Microcode Control Store | 8  |
| 1.1.1 Microcode Segments        | 10 |
| 1.1.2 The Entry Point Segment   | 10 |
| 1.2 The Microengine             | 12 |
| 1.3 The Execution Unit          | 12 |
| 1.4 The Channels                | 14 |
| 1.5 The Parameter RAM           | 14 |
| CHAPTER 2 ASSEMBLY LANGUAGE     | 17 |
| 2.1 Executing the Assembler     | 17 |
| 2.1.1 Option /NOLIST            | 17 |
| 2.1.2 Option /NOSREC            | 17 |
| 2.1.3 Option /SRECWIDTH         | 17 |
| 2.1.4 Option /SRECTYPE          | 18 |
| 2.1.5 Option /SRECBASE          | 18 |
| 2.1.6 Option /PAGELENGTH        | 18 |
| 2.1.7 Option /NOTABLES          | 18 |
| 2.1.8 Option /HALT              | 18 |
| 2.1.9 Option /MAXERRORS         | 18 |
| 2.2 Syntax                      | 19 |
| 2.2.1 Notation                  | 19 |
| 2.2.2 Comments                  | 19 |
| 2.2.3 Immediate Data            | 20 |
| 2.2.4 Numeric Addresses         | 20 |
| 2.2.4 Identifiers               | 20 |
| 2.2.5 Microinstructions         | 21 |
| 2.2.6 Macros                    | 21 |
| 2.3 Assembler Directives        | 21 |
| %ENTRY Directive                | 22 |
| %INCLUDE Directive              | 24 |
| %MACRO Directive                | 25 |
| %ORG Directive                  | 26 |
| %PAGE Directive                 | 27 |
| %TYPE Directive                 | 28 |
| 2.4 Assembler Subinstructions   | 29 |
| au Subinstruction               | 30 |
| call Subinstruction             | 37 |
| chan Subinstruction             | 39 |
| dec_return Subinstruction       | 43 |
| end Subinstruction              | 44 |
| goto Subinstruction             | 45 |
| if Subinstruction               | 46 |
| nop Subinstruction              | 48 |

## CONTENTS

|   |    |
|---|----|
| CHAPTER 2 ASSEMBLY LANGUAGE (Continued)                               |    |
| ram Subinstruction  | 49 |
| repeat Subinstruction   | 51 |
| return Subinstruction   | 52 |
| CHAPTER 3 MICROINSTRUCTION FORMAT                                     | 53 |
| 3.1 Instruction Fields  | 54 |
| 3.1.1 Execution Unit Fields   | 54 |
| 3.1.1.1 T1 A-Bus Source Control (T1ABS)                               | 54 |
| 3.1.1.2 T1 B-Bus Immediate Data (T1BBI)                               | 54 |
| 3.1.1.3 T1 B-Bus Source Control (T1BBS)                               | 55 |
| 3.1.1.4 T3 A-Bus Destination Control (T3ABD)                          | 55 |
| 3.1.1.5 AU B-Bus Invert Control (BINV)                                | 55 |
| 3.1.1.6 AU B-Bus Carry Control (CIN)                                  | 56 |
| 3.1.1.7 AU Shifter Control (SHF)                                      | 56 |
| 3.1.1.8 Shift Register Control (SRC)                                  | 56 |
| 3.1.1.9 AU Condition Code Latch Control (CCL)                         | 57 |
| 3.1.2 Channel Control Fields  | 57 |
| 3.1.2.1 Channel Control MUX (CCM)                                     | 57 |
| 3.1.2.2 Time Base Select Control (TBS)                                | 57 |
| 3.1.2.3 Pin State Control (PSC)                                       | 57 |
| 3.1.2.4 Pin Action Control (PAC)                                      | 58 |
| 3.1.2.5 Match/Transition Detect Service Request Inhibit Control (MTR) | 58 |
| 3.1.2.6 Transition Detect Latch Negation Control (TDL)                | 58 |
| 3.1.2.7 Match Recognition Latch Negation Control (MRL)                | 58 |
| 3.1.2.8 Link Service Latch Negation Control (LSL)                     | 58 |
| 3.1.2.9 Flag Control (FLC)  | 59 |
| 3.1.2.10 Channel Interrupt Request (CIR)                              | 59 |
| 3.1.2.11 Event Register Write Control (ERW)                           | 59 |
| 3.1.2.12 Match Compare Register Control (EQ/GE)                       | 59 |
| 3.1.3 RAM Fields  | 59 |
| 3.1.3.1 RAM Input/Output Mode Control (IOM)                           | 60 |
| 3.1.3.2 RAM Read/Write Control (RW)                                   | 60 |
| 3.1.3.3 RAM Address (AID)   | 60 |
| 3.1.4 Microengine/Sequencing Fields                                   | 60 |
| 3.1.4.1 Next $\mu$ PC Address Mode Control (NMA)                      | 61 |
| 3.1.4.2 $\mu$ PC Flush Control (FLS)                                  | 61 |
| 3.1.4.3 Branch Condition Code Field (BCC)                             | 61 |
| 3.1.4.4 Branch Condition Control (BCF)                                | 62 |
| 3.1.4.5 Branch Address Field (BAF)                                    | 62 |
| 3.1.4.6 Decrementor/End Control (DEC/END)                             | 62 |
| 3.2 Restrictions  | 62 |
| 3.2.1 Resources Parallelism   | 62 |
| 3.2.2 Write Channel Register Sequence                                 | 63 |
| 3.2.3 MER Read After Write Channel                                    | 65 |
| 3.2.4 ERT Read/Write  | 65 |
| 3.2.5 MER Read/Write  | 66 |
| 3.2.6 RAM Access Coherency  | 66 |
| 3.2.7 RAM Parameter   | 66 |
| 3.2.8 Channel Latches Negation in Last Microinstruction               | 66 |
| 3.2.9 LSL Negation and Assertion Collision                            | 66 |
| 3.2.10 Shift and Shift Register Write                                 | 67 |

|  |     |
|--|-----|
| CHAPTER 3 MICROINSTRUCTION FORMAT (Continued)  |     |
| 3.2.11 Jump and Decrementor Operations         | 67  |
| 3.4.12 Channel Number Register Write at End    | 67  |
| 3.4.13 Decrementor Write During Decrement      | 67  |
| 3.4.14 TCR Read/Write                          | 67  |
| 3.4.15 Pending Matches                         | 68  |
| APPENDIX A KEYWORDS                            | 69  |
| APPENDIX B ASSEMBLER MESSAGES                  | 71  |
| B.1 Error messages.                            | 71  |
| B.2 Warning messages.                          | 94  |
| B.3 Exit Codes                                 | 95  |
| APPENDIX C SOURCE FILE STANDARD                | 97  |
| C.1 Scope                                      | 97  |
| C.2 Function Naming                            | 97  |
| C.3 Label and Macro Names                      | 97  |
| C.4 Program Header                             | 98  |
| C.5 Data Structure                             | 100 |
| C.6 State and Entry Definition & Documentation | 102 |
| C.7 Standard Exits                             | 103 |
| C.8 General Documentation                      | 104 |
| APPENDIX D USEFUL ROUTINES                     | 105 |
| D.1 Multiply                                   | 105 |
| D.2 Multiple Channel Link                      | 106 |
| APPENDIX E S-RECORD OUTPUT FORMAT              | 107 |
| E.1 Introduction                               | 107 |
| E.2 S-Record Content                           | 107 |
| E.3 S-Record Types                             | 108 |
| E.4 Creation of S-Records                      | 109 |
| E.5 Example                                    | 110 |

### Figures

| Figure  | Page |
|---|------|
| 1-1. Typical Microcode Control Store Memory Map     | 8    |
| 1-2. Microcode Control Store Memory Map for 4K TPU2 | 9    |
| 1-3. Entry Point Format                             | 11   |
| 2-1. Subroutine Calls                               | 38   |
| 3-1. Microinstruction Formats                       | 53   |
| C-1. Standard Program Header                        | 98   |
| C-2. Data Structure                                 | 101  |
| C-3. Entry Point Documentation                      | 103  |

# CONTENTS

## Tables

| Table                                     | Page |
|---|------|
| 1-1. Entry Points and Channel Conditions  | 11   |
| 3-1. Subinstruction and Field Parallelism | 63   |
| 3-2. Elapsed Times for Operations         | 64   |

## CHAPTER 1

### TPU DESCRIPTION

The Motorola time processor unit (TPU) is an on-chip peripheral device in the M68300 and M68HC16 families of modular microcontrollers. The TPU is an intelligent, semi-autonomous co-microcontroller for timing control. Operating simultaneously with the CPU, it processes ROM instructions, schedules tasks, performs input and output, and accesses shared data without CPU intervention. This minimizes setup and service times for each timer event.

The TPU is a special-purpose microcontroller that performs two operations, match and capture, on one operand: time, or a user-defined counter value. Each occurrence of either operation is called an event. Servicing these events by the TPU corresponds to the servicing of interrupts by the CPU. That is, these events initiate timing functions. The TPU performs timing functions in as many as 16 channels, each of which is associated with one timing signal (pin).

The TPU contains the microcode for predefined timing functions in ROM. Alternately, the TPU can access microcode from specialized RAM or flash modules of the MCU to perform your customized timing functions. You can program as many as 16 customized timing functions that contain 512, 1024, or more 32-bit microinstructions, according to the TPU configuration. When it is used in this way by the TPU, the RAM is referred to as emulation memory. Programming the TPU consists of writing the microcode to be stored in emulation memory to provide your customized timing functions. The Motorola TPU microassembler simplifies the programming effort by reading a source file consisting of assembler instructions and directives from which it generates microcode instructions that you can load into emulation memory.

Much of the control of the TPU is provided through the host interface registers. For example, whether the channels perform predefined functions from ROM or your customized function from emulation memory is determined by the EMU bit of the TMCR register. Configuration of these registers is beyond the scope of this manual; refer to the *TPU Reference Manual* for detailed descriptions of the TPU registers.

There are two TPU versions: the original TPU (also known as the TPU1), and the newer TPU2. The TPU2 includes such enhancements as additional program memory, additional parameters, additional instructions, and enhancements in the channel hardware.

The remaining sections of this manual describe the six functional units involved in programming the TPU:

1. The microcode control store.
2. The scheduler.
3. The microengine.
4. The execution unit (EU).
5. The channels.
6. The parameter RAM.

## 1.1 THE MICROCODE CONTROL STORE

The TPU accesses microcode for execution from the microcode control store. The microcode control store for the predefined functions is the TPU ROM. For your customized functions, the microcode control store is the emulation memory (MCU RAM or flash). Figure 1-1 shows a 2K byte microcode control store map; other MCUs have 1K bytes for the microcode control store. This map applies when predefined functions are executed from TPU ROM as well as when your functions are executed from emulation memory.

The microcode control store consists of two parts: the microcode segments and the entry point segments.

|                                     | LONGWORDS           |                     | MICROCODE<br>LONGWORD<br>ADDRESS | EQUIVALENT<br>CPU RAM BYTE<br>ADDRESS FOR<br>EMULATION<br>PURPOSES |
|-------------------------------------|---------------------|---------------------|----------------------------------|--|
| MICROCODE                           |                     |                     | \$000                            | \$000  |
|                                     |                     |                     | \$17F                            | \$5FC  |
| FUNCTION 0<br>ENTRY POINTS<br>0—15  | 0, 0 ...<br>0, 14   | 0, 1 ...<br>0, 15   | \$180<br>\$187                   | \$600<br>\$61C   |
| FUNCTION 1<br>ENTRY POINTS<br>0—15  | 1, 0 ...<br>1, 14   | 1, 1 ...<br>1, 15   | \$188<br>\$18F                   | \$620<br>\$63C   |
|                                     | :                   | :                   |                                  |  |
| FUNCTION 15<br>ENTRY POINTS<br>0—15 | 15, 0 ...<br>15, 14 | 15, 1 ...<br>15, 15 | \$1F8<br>\$1FF                   | \$7E0<br>\$7FC   |

|  |                   |  |                     |
|--|-------------------|--|---------------------|
|  | Microcode Segment |  | Entry Point Segment |
|--|-------------------|--|---------------------|

**Figure 1-1. Typical Microcode Control Store Memory Map**



The TPU2 has an extended memory map of 4K or 8K bytes. Figure 1-2 shows a memory map for a 4K-byte microcontrol store.

|                                     | LONGWORDS |           | MICROCODE<br>LONGWORD<br>ADDRESS | EQUIVALENT<br>CPU RAM, FLASH<br>BYTE ADDRESS<br>FOR EMULATION<br>PURPOSES |
|-------------------------------------|-----------|-----------|----------------------------------|---|
| BANK 0<br>MICROCODE                 |           |           | \$000                            | \$000   |
| FUNCTION 0<br>ENTRY POINTS<br>0—15  | 0, 0 ...  | 0, 1 ...  | \$180                            | \$600   |
|                                     | 0, 14     | 0, 15     | \$187                            | \$61C   |
| FUNCTION 1<br>ENTRY POINTS<br>0—15  | 1, 0 ...  | 1, 1 ...  | \$188                            | \$620   |
|                                     | 1, 14     | 1, 15     | \$18F                            | \$63C   |
|                                     | :         | :         |                                  |   |
| FUNCTION 15<br>ENTRY POINTS<br>0—15 | 15, 0 ... | 15, 1 ... | \$1F8                            | \$7E0   |
|                                     | 15, 14    | 15, 15    | \$1FF                            | \$7FC   |
| BANK 1<br>MICROCODE                 |           |           | \$200                            | \$800   |
|                                     |           |           | \$375                            | \$DFC   |
| ADDITIONAL<br>ENTRY POINTS          |           |           | \$380                            | \$E00   |
|                                     |           |           | \$3FF                            | \$FFC   |

|                   |                     |
|-------------------|---------------------|
| Microcode Segment | Entry Point Segment |
|-------------------|---------------------|

**Figure 1-2. Microcode Control Store Memory Map for 4K TPU2**

### 1.1.1 Microcode Segments

As Figures 1-1 and 1-2 show, the microcode resides in one or more segments of the control store, segments not occupied by the entry points. The segments are located in one or more banks on 512-longword boundaries. The microcode consists of 32-bit microinstructions organized in a hierarchy of state routines and functions. A state routine is an uninterruptible sequence of microinstructions, such that the sequence executes entirely in one bank, without jumps or calls across bank boundaries. Each state routine has a 9-bit longword address; in the TPU2, each state routine also has a two-bit bank address. A function consists of as many as 16 state routines.

When an event, which constitutes a request for service, occurs on a channel, the scheduler considers the priority of the channel and whether the microengine is available to execute the microcode for the function. When the scheduler determines that the microengine is ready to execute the function, it performs a task switch to the function. The task switch passes control to the appropriate state routine and the microinstructions are fetched and executed in sequential order (unless a branch instruction is executed) until an END subinstruction is executed.

### 1.1.2 The Entry Point Segment

The entry point segment resides in a contiguous block of the control store located at the top of a memory bank (the top of memory for TPU1). For TPU2, it is possible to define multiple entry point segments, each in a different bank. The TPU control register, TPUMCR2, designates the bank number of the entry points to be used at run time. Table 1-1 shows entry-point organization.

The entry point table consists of eight-longword blocks that contain the 16 16-bit entry points for each function. Figure 1-3 shows the longword-block format for the TPU1. Each block is located in the entry table according to the function number; the highest function number entry point block is at the top of the segment. Within each entry block, upon the assertion of a host service request, the host request bits and the pin state select one of the entry points 0—3 for the host control states. One of entry points 4 – 15 for the operational states is selected by the configuration of the link request bit, the match/transition service request bit, the pin state, and channel flag 0 when both host request bits are clear and a link, match, or input transition service request is asserted.

The TPU2 has an extended microcode address space, but the original TPU execution unit is limited to a 9-bit address range. The TPU2 longword-block format is like that of Figure 1-3, except for bits 9 and 10, which contain the bank number instead of the value 00. TPU2 selects the bank in which to execute when the entry point is fetched on a state transition. During the execution of the state routine, the microcode cannot cross a bank boundary by instruction fetches, jumps or calls. As most TPU microcode consists of numerous small state routines, the bank boundary limitation seldom is a problem.

**Table 1-1. Entry Points and Channel Conditions**

|                     | Entry Points | Service Request Sources |                    |  | Channel Conditions |                |
|---------------------|--------------|-------------------------|--------------------|--|--------------------|----------------|
|                     |              | Host Request (HSR)      | Link Request (LSR) | Match/Transition Service Request (M/TSR) | Pin State          | Channel Flag 0 |
| Host Control States | 0            | 01                      | x                  | x  | 0                  | x              |
|                     | 1            | 01                      | x                  | x  | 1                  | x              |
|                     | 2            | 10                      | x                  | x  | x                  | x              |
|                     | 3            | 11                      | x                  | x  | x                  | x              |
| Operational States  | 4            | 00                      | 0                  | 1  | 0                  | 0              |
|                     | 5            | 00                      | 0                  | 1  | 0                  | 1              |
|                     | 6            | 00                      | 0                  | 1  | 1                  | 0              |
|                     | 7            | 00                      | 0                  | 1  | 1                  | 1              |
|                     | 8            | 00                      | 1                  | 0  | 0                  | 0              |
|                     | 9            | 00                      | 1                  | 0  | 0                  | 1              |
|                     | 10           | 00                      | 1                  | 0  | 1                  | 0              |
|                     | 11           | 00                      | 1                  | 0  | 1                  | 1              |
|                     | 12           | 00                      | 1                  | 1  | 0                  | 0              |
|                     | 13           | 00                      | 1                  | 1  | 0                  | 1              |
|                     | 14           | 00                      | 1                  | 1  | 1                  | 0              |
|                     | 15           | 00                      | 1                  | 1  | 1                  | 1              |

Note: The two Host Request (HSR) bits are identified, left to right, as HSR1 and HSR0.

|    |    |     |     |               |    |                       |   |   |   |   |   |   |   |   |
|----|----|-----|-----|---------------|----|-----------------------|---|---|---|---|---|---|---|---|
| 15 | 14 | 13  | 12  | 11            | 10 | 9                     | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| PP |    | MEN | PPD | Bank /Preload |    | State Routine Address |   |   |   |   |   |   |   |   |

Note: For TPU2, bits 9 and 10 define the state routine bank number. For TPU1, the value %11 in bits 9 and 10 means no pre-load takes place, the value %00 means that P and DIOB are pre-loaded.

**Figure 1-3. Entry Point Format**

Each entry corresponds to a state and contains:

1. The start address of the state routine.
2. The Preload Parameter number specification (PP).

3. The destination of the Preload Parameter (PPD).

- 0 - P
- 1 - DIOB

4. Next time slot match flag enable (MEN).

- 0 - disable match recognition latch (MRL) assertion during next time slot
- 1 - enable MRL assertion during next time slot

Note: If the condition for a match exists, then MRL may be asserted after the time slot.

When a time slot transition occurs, the specified Preload Parameter is loaded into the specified destination (P register or DIOB register), and the  $\mu$ PC is loaded with the address of the state routine.

## 1.2 THE MICROENGINE

The microengine fetches and decodes the microinstructions of a state. It directs operations of the execution unit and the timer channels and processes conditional branches using its branch PLA.

Direct and indirect addressing modes are provided by the microengine for addressing parameters in the parameter RAM. Direct addressing modes can be either absolute or relative. Absolute addressing uses the operand as the address. Relative addressing uses the operand in an arithmetical relation to the channel number. Relative addressing is very useful in designing microinstruction sequences that can be executed on any channel.

The microengine provides overlap fetching of the next microinstruction (pipelining). The microengine fetches a microinstruction while the previous microinstruction is executed, providing a pipeline length of one. The microinstruction following a branch or jump microinstruction can be executed prior to the branch or jump, or can be flushed without being executed. That is, the fetched microinstruction in the pipeline can be replaced with a NOP microinstruction, which is generated according to conditions valid at the time of execution.

## 1.3 THE EXECUTION UNIT

The execution unit (EU) consists of a number of registers, functional units, and data paths. These elements evaluate and control the channel resources to synthesize time functions, under control of the microengine. The EU accesses the match and capture registers, the timer counter registers (TCR1 and TCR2), the channel number register, the link logic, and the parameter RAM. The EU contains:

- The arithmetic unit (AU)
- A 16-bit shifter through which the result of the AU is passed and optionally shifted by one
- A 16-bit shift register (SR)
- A 16-bit accumulator register (A)
- A 16-bit preload register (P)
- A 16-bit input/output buffer (DIOB)
- A 16-bit Event Register Temporary register (ERT)
- A 4-bit Decrementor (DEC)
- A 4-bit Channel number register (CHAN\_REG)
- A 4-bit encoded link register (LINK)

The microcycle, which times the microengine and consists of timing states T1, T2, T3, and T4 (during two CPU clocks), is the basic timing unit for the EU. During a microcycle of an AU operation, the EU performs the following operations:

- In state T1, load one or two operands from various registers onto the two internal buses.
- In state T2, add or subtract the operands, in the arithmetic unit (AU), and generate one result.
- In state T3, pass the result through the shifter unshifted, or shift or rotate the result in the shifter and return the shifted result on one of the internal buses into a destination register.
- In state T4, write the result into a register or into parameter RAM.

Timing states T1 – T4 time other operations similarly.

The A bus and the B bus, internal EU buses, transfer data between the registers and the functional units. These buses transfer the operands into the AU. The A bus can read accumulator A, the P register, the DIOB buffer, timer counter registers TCR1 and TCR2, the ERT register, decrementor DEC, and the CHAN\_REG register. The A bus can write the P register, accumulator A, the DIOB buffer, timer counter registers TCR1 and TCR2, the ERT register, the LINK register, the CHAN\_REG, and decrementor DEC. The B bus can read the read shift register SR, accumulator A, the P register, and the DIOB buffer.

## 1.4 THE CHANNELS

The TPU has 16 orthogonal channels, each one associated with a timing signal (pin). Any one of these channels can perform any of the standard time functions. The control hardware for each channel consists of pin control logic and an event register block that contains a 16-bit capture register, a 16-bit match event register (MER), and a 16-bit greater-than-or-equal comparator. The control hardware normally responds to an event by driving a specified level on the pin when a match occurs, or by capturing the count in TCR1 or TCR2 when a specified input transition occurs. It is also possible to generate a match event without changing the output pin level. This is often used to extend the duration of an output pulse or generate a timeout on an input pin. When a match or capture event occurs, the channel issues a service request to the scheduler.

The host specifies the function to be performed in a channel by setting the channel function select register (CFSRn) to the function number. The host sequence register (HSQRn), the host service request register (HSRRn), and the channel priority register (CPRn) are set as required.

Each channel has an Interrupt Request Bit in the Channel Interrupt Status Register. This bit can be asserted by the microcode with the CHAN subinstruction.

Each channel has two flags, FLAG0 and FLAG1, which can be set/cleared by the microcode. In TPU2 each channel has a third flag, FLAG2. Branch subinstructions can be conditioned on these flags.

## 1.5 THE PARAMETER RAM

The dual port parameter RAM can pass parameters between the host and the TPU. In TPU1, for channels 0 - 13, parameter RAM (when accessed with relative addresses) includes six 16-bit parameters each; it includes eight 16-bit parameters for channels 14 and 15. Therefore, custom time functions that require as many as eight parameters to be accessed with relative addresses can execute on channels 14 and 15 only. (Parameters 6 and 7 of channels 14 and 15 can be accessed with direct addresses from any other channel.) The microcode can read or write the RAM to or from the parameter register (P), or the data input/output buffer register (DIOB). TPU2 has a full complement of eight parameters for each channel, 0 - 15.

The TPU addresses the RAM in one of the following modes :

- DIRECT MODE - RAM address is taken from microinstruction bits(8:2)
- INDIRECT MODE - RAM address is taken from DIOB bits (7:1)
- RELATIVE MODE - RAM address bits (6:3) are taken from channel number register bits (3:0) and RAM address bits (2:0) are taken from microinstruction bits (4:2).

When both the TPU and the host access the RAM at the same time, if the TPU loses arbitration, a wait state is generated. This wait state freezes the  $\mu$ PC, but the whole access is transparent to the microcode.

Both the host and the TPU can access parameter RAM. The host can read or write a 32-bit word, but the channel access is 16 bits. To prevent coherency problems, consecutive read or write operations to a parameter by the channel are protected from interruption by host read or write operations.

## TPU DESCRIPTION



## CHAPTER 2

### ASSEMBLY LANGUAGE

A TPU assembly language has been defined to assist in the development of microcode for the TPU. The TPU assembler, that executes on an IBM PC or compatible, assembles microcode from a source program written in TPU assembly language.

#### 2.1 EXECUTING THE ASSEMBLER

The syntax to call the assembler from the command line is:

```
tpumasm <filename.ext> [<options>]
```

The default source file extension is **.asc**. The assembler creates a listing file with the same filename and the extension **.lst**, and an object file with the same filename and the extension **.s19**. Two additional output files, with extensions **.tab** and **.sym**, are created to support the TPU debugger source level debug mode.

The command line options, which can be used in any order, are described in the following paragraphs.

##### 2.1.1 Option /NOLIST

The `/nolist` command line option inhibits writing the assembler listing file. The default is to write the listing file.

##### 2.1.2 Option /NOSREC

The `/nosrec` command line option inhibits writing the S-record object file. The default is to write the S-record file.

##### 2.1.3 Option /SRECWIDTH <n>

The `/srecwidth` command line option specifies the length of the S-records in the object file. Value `<n>` is a decimal number, an even number, specifying the S-record length in ASCII characters. The minimum is 14, and the maximum is 80. The default length is 66 characters.

#### **2.1.4 Option /SRECTYPE <n>**

The /srectype command line option defines the type of the S-records used for object code in the file created in the object file. Value <n> is 1, 2 or 3. S-record type 1 contains a two-byte load address. S-record type 2 contains a 3-byte load address. S-record type 3 contains a 4-byte load address. The default is 1, for S1 records. Appendix C describes the S-record types.

#### **2.1.5 Option /SRECBASE <n>**

The /srecbase command line option defines the load address for the S-record files. The range is 0..\$FFFFFFFE; the default is 0.

#### **2.1.6 Option /PAGELENGTH <n>**

The /pagelength command line option defines the number of lines per page in the listing file. The range is 0..255; the default is 58 lines.

#### **2.1.7 Option /NOTABLES**

The /notables command line option omits the entry table map, the ROM map, the symbol table, and the macro table from the listing file. This option also inhibits creation of the TPU debugger files. The default is to include these tables.

#### **2.1.8 Option /HALT**

The /halt command line option causes the assembler to halt when the first error is detected. The error that halted the assembly is displayed on the console screen. This option may inhibit writing of the listing file or may result in a truncated listing file.

#### **2.1.9 Option /MAXERRORS <n>**

The /maxerrors command line option specifies the maximum number of detected errors. The range of value <n> is 1 ..32767. The default number is 100 errors. TPUMASM halts when the maximum number of errors has been detected.

## 2.2 SYNTAX

The TPU assembly language is a free format assembly language. A new line character (line feed and carriage return) marks the end of a line. A statement consists of one assembler directive or one microinstruction (one ROM line), terminated with a period. The keyword of a subinstruction may be placed anywhere on a line, any number of spaces or tabs may be used at any point on a line, and a statement may extend beyond the end of a line. Limitations apply to %INCLUDE and %MACRO directives (see descriptions in **2.3 ASSEMBLER DIRECTIVES**). Assembly language statements are case insensitive; that is, all statements are translated into upper case. The maximum line length is 118 characters.

### 2.2.1 Notation

In the syntax description the following notation is used:

- Optional items are enclosed within braces - {optional}.
- Assembler directives start with a percent (%) character.
- Names in *italics* refer to categories of items and are neither used nor recognized by the assembler.
- The exclamation point (!) indicates the inverse (ones complement) of the value.
- The vertical line (|) means OR.
- The asterisk (\*) means the current address.

### 2.2.2 Comments

A comment resembles the Pascal comment and has the following form:

(\* this is a comment \*)

or

{ this is another comment }

A comment can be written anywhere in the code and on any number of lines. The assembler ignores comments except to write them to the listing file. Comments can be nested if both delimiters are used: one delimiter enclosing the entire comment, and the other enclosing the nested comments. Comment delimiters can be used to make one or more lines of a program into a comment. If the enclosed lines already contain comments, use the alternate delimiter to delimit the entire comment.

### 2.2.3 Immediate Data

Immediate data in AU subinstructions has the following form:

|                  |                    |                |
|------------------|--------------------|----------------|
| <i>#number</i>   | Decimal number     | (ex. #202 )    |
| <i>#\$number</i> | Hexadecimal number | (ex. #\$F5 )   |
| <i>##number</i>  | Binary number      | (ex. ##100101) |

### 2.2.4 Numeric Addresses

Numeric addresses, such as absolute RAM addresses, have the following form:

|                 |                    |              |
|-----------------|--------------------|--------------|
| <i>number</i>   | Decimal number     | (ex. 1024 )  |
| <i>\$number</i> | Hexadecimal number | (ex. \$34FE) |

### 2.2.4 Identifiers

An identifier is a sequence of characters starting with a letter and containing letters, digits, backslashes (\) or underscores (\_). Identifiers are used as macro names and labels. An identifier example is as follows:

```
IDENTIFIER_1
```

When a label is defined, the label must be followed by a colon (:). A label may consist of as many as 40 characters; the first 20 characters must be unique with respect to the first 20 characters of other labels. A label example is as follows:

```

goto sum
nop
.
.
.
sum:  au a:=1.
```

### 2.2.5 Microinstructions

A microinstruction has the following form:

```
{label: } subinstruction1{; subinstruction2; subinstruction3...}.
```

Each microinstruction corresponds to one line (32-bit longword) of microcode. Each subinstruction consists of a group of fields relating to a TPU resource (microengine, RAM, channel, arithmetic unit).

A subinstruction has the following form:

```
keyword field1{, field2, field3...}
```

No two subinstructions of a microinstruction may have the same keyword; that is, the keywords of the subinstructions in a microinstruction must be unique.

### 2.2.6 Macros

The TPU assembler supports macros, which substitute strings for the macro names. The %MACRO directive defines a macro. When the macro name preceded by a commercial at (@) sign is used in a source code statement, the assembler substitutes the string from the %MACRO directive for the macro name in the statement. See the %MACRO directive for details.

## 2.3 ASSEMBLER DIRECTIVES

This section describes the assembler directives, which direct the assembler with respect to its processing of the source file. A directive always begins with a percent ("%") character. The assembler recognizes six directives: %entry, %include, %macro, %org, %page, and %type.

#### EXAMPLE:

```
%macro count 'prm0'. %macro count1 'prm1'.
```

The %ENTRY directive defines one or more entries in the entry table.

### Syntax:

```
%entry {function = 0..15 | $0..$F;} {name = identifier;} start_address {bank_no,} label | *;  
{enable_match (default) | disable_match;} cond hsr0=0|1, hsr1=0|1, lsr=val, m/tsr=val, pin=val,  
flag0=val {; ram_reg <- pp_spec} {;bank=bank_no {,bank-no}} .
```

where:

*val* is 0 | 1 | x

*ram\_reg* is p | diob

*bank\_no* is 0 | 1 | 2 | 3 (\*TPU2 only, depending on control memory size.\*)

*pp\_spec* is prm0 | prm1 | prm2 | prm3 | prm4 | prm5 | prm6 | prm7

(\* prm6 and prm7 are valid only for the TPU2\*)

The %entry directive defines entries in the entry table. The entry address is defined by the function number and the conditions listed following keyword cond, which specify the entry number. The function number may be omitted when the file that contains the %entry directive is specified in an %include directive that specifies the function number (See %INCLUDE Directive).

The conditions listed following keyword cond (as well as other subfields) can be listed in any order. The conditions are:

|       |                            |
|-------|----------------------------|
| hsr0  | Host Service Request bit 0 |
| hsr1  | Host Service Request bit 1 |
| lsr   | Link Service Request       |
| m/tsr | Match/transition           |
| pin   | Pin state                  |
| flag0 | Channel flag0              |

NOTES: (1) If *val* is don't care (x), then its corresponding argument field may be omitted.  
(2) Multiple entries can be defined in a single entry directive by using don't care values.

The *ram\_reg* field specifies which register, p or diob, is loaded with the preload parameter specified in the *pp\_spec* field.

The `start_address` field specifies the address of the state routine corresponding to this entry. The asterisk (\*) denotes the current address. For TPU2, the bank number of the address may specify a start address not in the current bank. If you use a label for the start address, but omit the bank number, the assembler uses the bank number of the label. If the label is not in the current bank, the assembler searches the other banks, in ascending order. If the assembler finds the label in another bank, it issues warning number 507; if the assembler does not find the label at all, it issues error message 47.

The `match_enable` field specifies whether the match recognition latch (MRL) flag is asserted during the time slot if the match event occurs. `Enable_match` allows assertion of MRL. `Disable_match` disables assertion of MRL during the current state. After completing the state, MRL may be asserted. The default is `enable_match`.

The `name` field specifies the textual name assigned to the entry in the entry table of the listing file. If multiple entries are specified in the `cond` field, all the entries have the same name. The `name` field serves no functional purpose and is chiefly used as a cross reference aid for the programmer. The default name is the encoding of the `cond` field:

```
hsr1,hsr0,m/tsr,lsr,pin,flag0.
```

The `bank` field specifies the TPU2 bank into which the current entry is to be assembled. Note that the expression can take multiple arguments, so it is possible to build alternate entry point tables. If the `bank` expression is omitted, then bank 0 is the default.

**EXAMPLE:**

```
%entry function = 3; name = host_service; start_address PP5; enable_match; cond hsr1=0,  
hsr0=1, lsr=x, m/tsr=x, pin=x, flag0=x;  
ram diob <- prm5.
```

(\* entries 0 and 1 of function 3 are defined. (hsr1=0 hsr0=1 are expanded to 01xx0x and 01xx1x.) On channel transition diob is loaded by parameter 5; match is enabled during the state. The state starts at label PP5. Function and entry point in bank 0 or TPU1 specified. \*)

The %INCLUDE directive includes a file in the source file, replacing the directive.

## Syntax:

```
%include 'path' {; function= 0..15 | $0..$F} {; bank=0 | 1 | 2 | 3 }.
```

(Note: The *bank=* syntax is valid only for the TPU2.)

The file specified by '**path**' is included in the source file. If specified, the number that follows keyword **function** is passed to the included file as the function number. For the TPU2, if the directive includes the bank number, the function is assembled in the specified bank. This provides a limited degree of modular assembly. If the included file already contains a function number or bank number specification, the TPU ignores such numbers in the %include directive.

No other directive, microinstruction or subinstruction (only a comment) can be on the same line with an %INCLUDE directive.

## EXAMPLES:

```
%include 'PSP.SRC'; function = 9.  
%include 'SM'.
```

NOTES: (1) If the source code contains more than one %include directive for the same file name, the assembler ignores the second and subsequent directives and issues a warning message at the end of the assembly.

(2) %include directives can be nested; i.e. a source file can include a file which includes another file.



The %MACRO directive defines a macro.

**Syntax:**

```
%macro macro_name 'macro_value'.
```

where:

*macro\_name* is an identifier.

*macro\_value* is any string that does not contain a newline (carriage return and line feed).

Macro *macro\_name* is defined. Reference the macro by writing the macro name preceded by the commercial at ("@") character in a statement of the source file.

**EXAMPLE:**

Macro definition:

```
%macro aa 'prm0'.
```

Macro call:

```
ram p <- @aa.
```

The %ORG directive sets the location counter, which contains the current address.

**Syntax:**

`%org org_exp.`

where:

*org\_exp* is { 0 | 1 | 2 | 3,} *address* | \* | *label*

The %org directive is used to change the current address. The asterisk (\*) denotes a special variable, the current address. The range of values is 0..511 for *tpu1\_size* of 512 or 0..255 for *tpu1\_size* of 256 as specified in the %type directive. For *tpu2\_size* of 1024, the range of address values is 0..511, and the bank may be specified as 0 or 1. For *tpu2\_size* of 2048, the range of address values is 0..511, and the bank may be specified as 0..3.

**EXAMPLE:**

`%org $50.` (\* assigns the current address to 50 hex \*)

`%org 1,0.` (\* assigns the current address to the first address of the second bank \*)

# **%PAGE**

Eject Page

# **%PAGE**

The %PAGE directive ejects a page of the listing, which effectively begins a new page.

## **Syntax:**

%page.

## **EXAMPLE:**

%page.

# **%TYPE**

TPU Type

# **%TYPE**

The %TYPE directive specifies the type of the TPU for which microcode is to be assembled, and the size of the microcode area in the control store of the TPU.

## **Syntax:**

```
%type tpu1, tpu1_size | tpu2, tpu2_size .
```

where:

*tpu1\_size* is 256 | 512

*tpu2\_size* is 512 | 1024 | 2048

The %type directive specifies the target TPU as tpu1 or tpu2, plus an available size for the microcode area of control store. The %type directive is required; it must be the first statement in the source file.

## **EXAMPLE:**

```
%type tpu1, 512.
```

## 2.4 ASSEMBLER SUBINSTRUCTIONS

Each line of microcode is a microinstruction. The TPU assembler defines subinstructions that cause the assembler to assemble specified values in certain fields of a microinstruction. The subinstructions correspond approximately to the operation categories of the TPU shown in Figure 3-1. A microinstruction consists of one or more subinstructions, in one of the formats shown in Figure 3-1. Which format a microinstruction uses is determined by the subinstructions specified in the microinstruction, each of which implies certain microinstruction fields. Certain combinations of subinstructions and fields are invalid because none of the five formats includes the combination of fields implied by the subinstructions. Table 3-1 relates the microinstruction fields and the subinstructions.

The au subinstruction performs arithmetic and shifting operations. Operands are provided on the A bus and the B bus, and the result is placed on the A bus.

**Syntax:**

au *adst op (const | expr) {,ccl} {,shift} {,read\_mer}*

where:

|              |  |
|--------------|--|
| <i>adst</i>  | is A bus destination, one of the following:            |
| a            | Accumulator  |
| sr           | Shift register   |
| ert          | Event register temporary                               |
| diob         | Data input/output buffer register                      |
| p_high       | P register, bits 15..8                                 |
| p_low        | P register, bits 7..0                                  |
| p            | P register (16 bits)                                   |
| link         | Link register  |
| chan_reg     | Channel register                                       |
| dec          | Decrementor  |
| chan_dec     | Concatenation of the channel register and decrementor. |
| tcr1         | Time counter register 1                                |
| tcr2         | Time counter register 2                                |
| nil          |  |
| <i>op</i>    | is operator, one of the following:                     |
| :=           | Assignment   |
| :=>>         | Assignment and shift right                             |
| :=<<         | Assignment and shift left                              |
| :=R>         | Assignment and rotate right                            |
| <i>const</i> | is constant, one of the following:                     |
| 0            |  |
| 1            |  |
| max          |  |
| \$FFFF       |  |
| !0           |  |
| \$8000       |  |

NOTE : max is the constant 8000 (hex).

*expr* is an expression, one of the following:

*asrc*  
*asrc + const*  
*asrc - 1*  
*asrc + bsrc*  
*asrc + bsrc + 1*  
*asrc - bsrc*  
*asrc - bsrc - 1*  
*asrc + !bsrc*  
*asrc + !bsrc + 1*  
*asrc + #immed\_data*  
*#immed\_data*

NOTE : The syntax for *#immed\_data* is defined in **2.2.3 Immediate Data**.

*asrc* is an A bus source, one of the following:  
 8 or fewer bits

*p\_low* P register (7..0)  
*p\_high* P register (15..8)  
*dec* Decrementor  
*chan\_reg* Channel Register  
*#0*

(\* 16-bit source \*)

*p* P register  
*a* Accumulator  
*sr* Shift register  
*diob* Data input/output buffer register  
*tcr1* Time counter register 1  
*tcr2* Time counter register 2  
*ert* Event register temporary register

*bsrc* is a 16-bit B bus source, one of the following:

*p* P register  
*a* Accumulator  
*sr* Shift register  
*diob* Data input/output buffer register

*ccl* Latch condition codes at the end of the microcycle.

*shift* Shift the contents of the shift register to the right one bit position.

*read\_mer* Read the channel match event register (MER) into the ERT.

NOTE: (1) A shift right operation and a write to SR operation are exclusive.  
 (2) An *asrc* source and a read\_mer operation are exclusive

### Valid Subinstruction Combinations

The au subinstruction that does not use an immediate value on the B bus can be combined with ram, chan (format 2), and dec\_return, end, or repeat subinstructions.

The au subinstruction that uses an immediate value on the B bus can be combined with chan (format 5) and dec\_return, end, or repeat subinstructions.

### Description

The au has two sources: A bus and B bus. At the start of the AU operation the two sources are loaded into the AU latches, then added together, then passed through the shifter, and at last written to the destination specified using the A bus.

An au operation is considered to be a word operation unless either of the following is true:

- The destination is a byte of the P register (p\_low or p\_high).
- The asrc is a byte register added to immediate data.

The result of the au operation generates some condition code flags that can be latched (ccl option).

The condition code flags are listed in the following table.

| Condition | Meaning               |
|-----------|-----------------------|
| N         | AU result is negative |
| C         | Carry                 |
| Z         | AU result is zero     |
| V         | Overflow              |

The following paragraphs describe generation of the flags for both byte and word operations.

#### Negative (N)

The negative flag is asserted if the most significant bit of the result is 1

WORD operation : N := AU(15)

BYTE operation : N := AU(07)



**Carry (C)**

When the shifter does not shift, the carry flag is the carry out of the result in add operations, and borrow in subtract operations. A subtract operation is addition with the B operand inverted. The carry out is taken from a different bit in byte and word operations.

| Shifter             | Operation | Length | Carry Flag                   |
|---------------------|-----------|--------|------------------------------|
| Not Shifting (:=)   | ADD       | Word   | carry out from AU(15)        |
|                     |           | Byte   | carry out from AU(07)        |
|                     | SUBTRACT  | Word   | carry out from AU(15) invert |
|                     |           | Byte   | carry out from AU(07) invert |
| Shift Right (:=>>)  |           |        | AU(00) (AU result lsb)       |
| Rotate Right (:=R>) |           |        | AU(00) (AU result lsb)       |
| Shift Left (:=<<)   |           |        | AU(15) (AU result msb)       |

**Zero (Z)**

The ZERO flag is asserted if the result equals zero.

WORD operation : Z := (AU(15:00) = 0000 hex)

BYTE operation : Z := (AU(07:00) = 00 hex)

**Overflow (V)**

Overflow is generated when the result, using signed numbers, is outside the AU range. The definition is:

ADD operation :  $V := (A_m \bullet B_m \bullet !R_m + !A_m \bullet !B_m \bullet R_m)$

SUBTRACT operation :  $V := (A_m \bullet !B_m \bullet !R_m + !A_m \bullet B_m \bullet R_m)$

where: Rm - Result operand - MSB

A<sub>m</sub> - A-Bus source operand - MSB ( A-Bus MSB )

B<sub>m</sub> - B-Bus source operand - MSB ( B-Bus MSB )

MSB is bit 7 for BYTE operation, and bit 15 for WORD operation.


The shift register residing in the Execution Unit (EU) can also be loaded with the result shifted one bit to the right. A special case is when both the shift register and a right shift of the AU result are specified; in this case the upper bit of the AU result is shifted to the least significant bit of the shift register. This configuration is a 32-bit shifter. The shift register is referenced in the shift field.

Two microinstruction fields, B bus invert (BINV) and carry in (CIN), are controlled by the microcode. BINV is asserted in subtract operations. CIN is asserted in any of the following cases:

1. A subtract operation is specified (ex. a := a - p; ).
2. The 1 constant is specified (ex. a := a + 1; ). (\* Notice no pound sign (#) \*)
3. The max constant is specified (ex. a := tcr1 + max).

Keyword ccl controls the latch of the condition code at the end of the microinstruction cycle. If ccl is specified the condition code is latched, otherwise no latch is executed.

AU shifter and shift register word results:



A bus source registers that do not require the full 16 bits of the A bus, and the bits they occupy on the bus, are listed in the following table:

|          |  |
|----------|--|
| p_low    | AB(7:0) := P(7:0), AB(8:15) :=0            |
| p_high   | AB(7:0) := P(15:8), AB(8:15) :=0           |
| dec      | AB(3:0) := DEC(3:0); AB(4:15) :=0          |
| chan_reg | AB(7:4) := CHAN(3:0); AB(0:3),AB(8:15) :=0 |
| mer      | ERT(15:0) := MATCH REGISTER(15:0)          |
| 0        | AB(15:0) := 0000                           |

B bus source registers that do not require the full 16 bits of the B bus, and the bits they occupy on the bus, are listed in the following table.

|                |   |
|----------------|---|
| immediate_data | BB(7:0) := INSTRUCTION(16:9); BB(15:8) := 0 |
| 0              | BB(15:0) := 0000                            |

NOTE: If shift right and SR are specified and the decrementor is decrementing then the B bus is loaded with the B bus source if the least significant bit of the shift register is 1, or 0, if the least significant bit of the shift register is 0. This operation supports the use of the shift register in multiply operations described in **B.1 MULTIPLY**.

The following table lists the AU destinations that do not require 16 bits, and the A bus bits these destinations occupy.

|          |   |
|----------|---|
| p_high   | P(15:8) := AB(7:0)                        |
| p_low    | P(7:0) := AB(7:0)                         |
| link     | Link(3:0) := AB(7:4)                      |
| chan_reg | CHAN(3:0) := AB(7:4)                      |
| dec      | DEC(3:0) := AB(3:0)                       |
| chan_dec | DEC(3:0) := AB(3:0); CHAN(3:0) := AB(7:4) |
| nil      | no destination                            |

Keyword read\_mer specifies that the match event register is to be read into the ERT. This operation is done on T2 of the  $\mu$ cycle, and is only possible when no A bus source is specified in the au subinstruction.

**EXAMPLES:**

|                                     |   |
|-------------------------------------|---|
| au a := 1.                          | (* assign 1 to a *)   |
| au ert := p + 1.                    | (* ert gets the value of p incremented by 1 *)  |
| au p := max.                        | (* p gets the constant #\$8000 *)   |
| au a :=>> p.                        | (* a gets the value of p shifted right*)  |
| au a :=<< !p.                       | (* a gets the value of !p shifted left*)  |
| au diob := p + !diob + 1.           | (* p gets the value of p plus the value of !diob plus 1 *)  |
| au diob := p - diob.                | (* the same as above example *)   |
| au diob :=>R diob - 1.              | (* diob is decremented by 1 rotated right *)  |
| au sr := #\$55.                     | (* sr gets the value 55 hex *)  |
| au sr := a + #%1101.                | (* sr gets the value of a plus 13 *)  |
| au a := p + 1, shift.               | (* a gets the value of p incremented by 1 and the shift register is shifted right *)  |
| au diob := a, shift, ccl, read_mer. | (* diob gets the value of a, the shift register is shifted right, mer is read to the ert, the condition codes resulting from the arithmetic operation are latched. *) |

The call subinstruction provides a branch to subroutine operation.

Syntax:

```
call label {, flush | no_flush}
```

where:

*label* is an *identifier*

### Valid Subinstruction Combinations

The call subinstruction can be combined with chan (format 4), ram, and dec\_return, or repeat subinstructions.

### Description

If no option or the no\_flush option is specified, the return address register (invisible to the programmer) is loaded with the new value for the  $\mu$ PC and the  $\mu$ PC is loaded with the address specified in the label field. If the flush option is specified, the return address register is loaded with the current address + 1; otherwise, the return address register is loaded with current address + 2, as shown in Figure 2-1. The single return address register can store only one return address; subroutines cannot be nested.


### EXAMPLE:

```
L1:    call SUB1, flush.      (* jump to SUB1, don't execute next
L2:    au a := 1.             command, Return address is L2. *)
```

**CALL**

Call Subroutine

**CALL**



**Figure 2-1. Subroutine Calls**

The chan subinstruction performs channel control operations.

**Syntax:**

Format 2

```
chan {flags}{, pac}{, psc}{, write_mer}{, neg_TDL}{, neg_MRL}{, neg_LSL}{, cir}
```

Format 3

```
chan {flags} {, tbs} {, pac}{, psc}{, config := p}{, enable_mtsr|disable_mtsr}
```

Format 3 (\* TPU2 syntax. \*)

```
chan {flags} {, tbs} | {{, neg_MRL} {, neg_TDL}} {{, pac}{, psc}} | {, config := p}
{, enable_mtsr|disable_mtsr}
```

(\* Note *config* and *pac* or *psc* are mutually exclusive\*)

(\* Note *tbs* and *neg\_MRL* or *neg\_TDL* are mutually exclusive\*)

Format 4

```
chan {flags} {, neg_LSL}
```

Format 5

```
chan {flags} {, neg_LSL} {, cir}
```

Format 5 (\* TPU2 syntax. \*)

```
chan {flags} {, neg_LSL} {, cir} {, match_gte | match_equal }
```

where:

*flags* is one of these keywords for channel flags:

```
set flag0
set flag1
set flag2 (* TPU2 only *)
clear flag0
clear flag1
clear flag2 (* TPU2 only *)
```

*psc* is one of the following expressions for pin state:

```
PIN := high
PIN := low
PIN := PAC
```

*pac* is one of the following expressions for pin control:

- pac* := high
- pac* := low
- pac* := no\_change
- pac* := toggle
- pac* := low\_high
- pac* := high\_low
- pac* := no\_detect
- pac* := any\_trans

*write\_mer* Write match event register

*neg\_TDL* Negate transition detect latch

*neg\_MRL* Negate match recognition latch

*neg\_LSL* Negate link service latch

*cir* Assert channel interrupt request

*tbs* is one of the following expressions for channel configuration:

- tbs* := in\_m1\_c1
- tbs* := in\_m1\_c2
- tbs* := in\_m2\_c1
- tbs* := in\_m2\_c2
- tbs* := out\_m1\_c1
- tbs* := out\_m1\_c2
- tbs* := out\_m2\_c1
- tbs* := out\_m2\_c2

*config* := p Enable configuration of channel control latches from P register 8..0

*enable\_mtsr* Enable service request

*disable\_mtsr* Disable service request

*match\_equal* Sets the match on a TPU2 channel to equal only

*match\_gte* Sets the match on a TPU2 channel to greater or equal



### Valid Subinstruction Combinations

The chan (format 2) subinstruction can be combined with au (B bus not immediate), and dec\_return, end, or repeat subinstructions.

The chan (format 3) subinstruction can be combined with the if subinstruction.

The chan (format 4) subinstruction can be combined with ram, goto or return, and dec\_return or repeat (but not end) subinstructions.

The chan (format 5) subinstruction can be combined with au (B bus immediate), and dec\_return, end, or repeat subinstructions.

### Description

A chan subinstruction can be one of several formats; each format consists of a different combination of channel subinstruction fields. The fields are:

|              |  |
|--------------|--|
| FLAGS        | The two flags (for TPU2, three flags) associated with each channel can be set or cleared. This subinstruction sets or clears the specified flag. Only one flag operation can be executed per microinstruction. |
| NEG_TDL      | Negate Transition Detect Latch. Executed at the next microcycle.   |
| NEG_MRL      | Negate Match Detect Latch. Executed at the next microcycle.  |
| NEG_LSL      | Negate Link Service Latch.   |
| WRITE_MER    | Write Event register from ert at the next microinstruction cycle.<br>NOTE: ert must be loaded with valid time prior to write.  |
| PSC          | Force the channel pin :<br>PIN := low    Force pin to low<br>PIN := high   Force pin to high<br>PIN := PAC    Force pin as specified in the pin control latch  |
| ENABLE_MTSR  | Enable service request   |
| DISABLE_MTSR | Disable service request  |
| MATCH_EQUAL  | Sets the match on TPU2 channels to equal only  |
| MATCH_GTE    | Sets the match on TPU2 channels to greater or equal  |

|             |   |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
|-------------|---|----------|---|----------|---|----------|---|-----------|---|-----------|--|-----------|--|-----------|--|-----------|--|
| PAC         | <p>Controls the pin action control latches:<br/> PIN configured as output:</p> <table> <tr> <td>high</td> <td>On match event force pin to high</td> </tr> <tr> <td>low</td> <td>On match event force pin to low</td> </tr> <tr> <td>toggle</td> <td>On match event force pin to toggle</td> </tr> <tr> <td>no_change</td> <td>On match event do not change pin state</td> </tr> </table> <p>PIN is configured as input</p> <table> <tr> <td>no_detect</td> <td>No transition is detected</td> </tr> <tr> <td>low_high</td> <td>Low to high transition is detected</td> </tr> <tr> <td>high_low</td> <td>High to low transition is detected</td> </tr> <tr> <td>any_trans</td> <td>Any transition is detected</td> </tr> </table>                              | high     | On match event force pin to high        | low      | On match event force pin to low         | toggle   | On match event force pin to toggle      | no_change | On match event do not change pin state  | no_detect | No transition is detected                | low_high  | Low to high transition is detected       | high_low  | High to low transition is detected       | any_trans | Any transition is detected               |
| high        | On match event force pin to high  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| low         | On match event force pin to low   |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| toggle      | On match event force pin to toggle  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| no_change   | On match event do not change pin state  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| no_detect   | No transition is detected   |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| low_high    | Low to high transition is detected  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| high_low    | High to low transition is detected  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| any_trans   | Any transition is detected  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| TBS         | <p>Controls the channel configuration: input/output, match TCR, and capture TCR.</p> <table> <tr> <td>in_m1_c1</td> <td>Input channel; capture TCR1; match TCR1</td> </tr> <tr> <td>in_m2_c1</td> <td>Input channel; capture TCR1; match TCR2</td> </tr> <tr> <td>in_m1_c2</td> <td>Input channel; capture TCR2; match TCR1</td> </tr> <tr> <td>in_m2_c2</td> <td>Input channel; capture TCR2; match TCR2</td> </tr> <tr> <td>out_m1_c1</td> <td>Output channel; capture TCR1; match TCR1</td> </tr> <tr> <td>out_m2_c1</td> <td>Output channel; capture TCR1; match TCR2</td> </tr> <tr> <td>out_m1_c2</td> <td>Output channel; capture TCR2; match TCR1</td> </tr> <tr> <td>out_m2_c2</td> <td>Output channel; capture TCR2; match TCR2</td> </tr> </table> | in_m1_c1 | Input channel; capture TCR1; match TCR1 | in_m2_c1 | Input channel; capture TCR1; match TCR2 | in_m1_c2 | Input channel; capture TCR2; match TCR1 | in_m2_c2  | Input channel; capture TCR2; match TCR2 | out_m1_c1 | Output channel; capture TCR1; match TCR1 | out_m2_c1 | Output channel; capture TCR1; match TCR2 | out_m1_c2 | Output channel; capture TCR2; match TCR1 | out_m2_c2 | Output channel; capture TCR2; match TCR2 |
| in_m1_c1    | Input channel; capture TCR1; match TCR1   |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| in_m2_c1    | Input channel; capture TCR1; match TCR2   |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| in_m1_c2    | Input channel; capture TCR2; match TCR1   |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| in_m2_c2    | Input channel; capture TCR2; match TCR2   |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| out_m1_c1   | Output channel; capture TCR1; match TCR1  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| out_m2_c1   | Output channel; capture TCR1; match TCR2  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| out_m1_c2   | Output channel; capture TCR2; match TCR1  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| out_m2_c2   | Output channel; capture TCR2; match TCR2  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| CIR         | This command asserts the host interrupt request bit for the current channel.  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |
| config := p | <p>Enables the configuration of the channel control latches from P-register bits(8:0). The psc field (bits 1,0), the pac field (bits 4..2), and the tbs field (bits 9..5) are loaded.</p> <p>NOTE: If the P-register is used as the source for channel configuration then microcode fields tbs, pac, and psc are unused.</p>  |          |   |          |   |          |   |           |   |           |  |           |  |           |  |           |  |

**EXAMPLES:**

```
chan PIN := high, pac := toggle, neg_TDL.
    (* pin value is set to '1', pac is set to toggle, TDL latch is negated. *)

chan tbs := in_m1_c2, pac := low_high.
    (* pin is configured as input, on low to high transition or match on TCR1, TCR2 is
    captured *)

chan config := p, disable_mtr.

    (* channel is configured by the contents of p register, service requests are disabled.
    *)
```

The `dec_return` subinstruction provides a return from subroutine when the count in the decrementor reaches zero.

**Syntax:**

`dec_return`

**Valid Subinstruction Combinations**

The `dec_return` subinstruction can be combined with `au`, `chan`, `ram`, and `call` or `goto` subinstructions.

**Description**

Start decrementing, when decrementor reaches 0, jump to the address pointed to by the return address register (RAR). If `dec_return` and `call` subinstructions are issued in the same microinstruction, the value of the decrementor specifies the number of commands to be executed from the sub-routine. If the value of the decrementor is 0, 16 microinstructions are executed.

Refer to **3.2.11 Jump and Decrementor Operations** for additional information.

NOTE: After the decrementor reaches 0 it is set to F hexadecimal.

**EXAMPLE:**

```
au dec := #5.  
call SUB1, flush; dec_return.      (* execute 5 commands from SUB1 and return *)
```

**END**

End of State

**END**

The end subinstruction controls the end of state.

**Syntax:**

end

**Valid Subinstruction Combinations**

The end subinstruction can be combined with au, chan, and ram subinstructions.

**Description**

End current state. After the current microinstruction completes, control passes to the hardware scheduler.

**EXAMPLE:**

ram p -> prm4; end. (\* p gets parameter 4 of the channel whose number is in channel number register, and the state ends. \*)

The goto subinstruction branches to a specified location.

**Syntax:**

```
goto label {, flush | no_flush}
```

where:

*label* is an *identifier*

**Valid Subinstruction Combinations**

The goto subinstruction can be combined with chan (format 4) and ram subinstructions.

**Description**

When no option or the no\_flush option is specified, the next microinstruction is executed and the  $\mu$ PC is loaded with the address specified in the label field. When the flush option is specified, the next microinstruction is forced to a nop and the  $\mu$ PC is loaded with the address specified in the label field. The effects of the flush and no\_flush options are similar to those shown for the call subinstruction in Figure 2-1.

**EXAMPLE:**

```
goto calc, no_flush.      (* Execute the next microinstruction and branch to the  
                           microinstruction at label calc. *)
```

The if subinstruction conditionally branches to a specified location.

**Syntax:**

if {*cond* =} {*cond\_val*} then goto *label* {, flush | no\_flush}

where:

*cond* is a branch condition, one of the following:

LESS\_THAN  
 LOW\_SAME  
 V  
 N  
 C  
 Z  
 FLAG2 (\* TPU2 only \*)  
 FLAG1  
 FLAG0  
 TDL  
 MRL  
 LSR  
 HSQ1  
 HSQ0  
 PSL  
 PIN (\* TPU2 only \*)

*cond\_val* is a value, one of the following:

1  
 0  
 TRUE  
 FALSE

*label* is an *identifier*

**Valid Subinstruction Combinations**

The if subinstruction can be combined with the chan (format 3) subinstruction.

## Description

The condition (*cond*) is one of the status signals supplied to the branch PLA. The following table describes each signal:

| Condition | Meaning  |
|-----------|--|
| N         | AU result is negative (bit 15 = 1)                 |
| C         | AU result carry <sup>1</sup>                       |
| Z         | AU result is ZERO                                  |
| V         | OVERFLOW <sup>2</sup>                              |
| LOW_SAME  | (C + Z) <i>asrc</i> is lower/same as <i>bsrc</i>   |
| LESS_THAN | $N*!V + !N*V$ <i>asrc</i> is less than <i>bsrc</i> |
| PSL       | Pin state latch                                    |
| PIN       | Pin level <sup>3</sup> (* TPU2 only *)             |
| LSL       | Link Service Latch                                 |
| TDL       | Transition Detect Latch                            |
| MRL       | Match Recognition Latch                            |
| FLAG0     | Channel flag 0                                     |
| FLAG1     | Channel flag 1                                     |
| FLAG2     | Channel flag 2 (* TPU2 only *)                     |
| HSQ1      | Sequence bit 1                                     |
| HSQ0      | Sequence bit 0                                     |
| TRUE      | jump always  |
| FALSE     | don't jump   |

- NOTES: 1. Refer to Carry (C) description under au subinstruction.  
 2. Refer to Overflow (V) description under au subinstruction.  
 3. Actual state of pin. May be different from PSL.

The *cond* is optional and if not used a branch always or branch never can be made with (if true then & if false then).

The *condval*, TRUE or FALSE, can be used alone.

When no option or the *no\_flush* option is specified and a branch occurs, the next microinstruction is executed before control passes to the new address. When the *flush* option is specified and a branch occurs, the next instruction is forced to nop, and control passes to the new address. The effects of the *flush* and *no\_flush* options are similar to those shown for the call subinstruction in Figure 2-1

### EXAMPLE:

if PSL = 1 then goto L5, flush. (\* if pin state is 1 then goto L5 and don't execute next command, else continue to next command. \*)

# **NOP**

No Operation

# **NOP**

The nop subinstruction performs no operation.

## **Syntax:**

nop

## **Valid Subinstruction Combinations**

None.

## **EXAMPLES:**

nop.



The ram subinstruction reads or writes to parameter RAM locations. All operations access 16-bit words of RAM.

**Syntax:**

```
ram ram_reg r/w ram_address      (* TPU1 and TPU2 *)
ram ram_reg <- # [$ | %] 0      (* TPU2 only *)
ram # [$ | %] 0 -> ram_address  (* TPU2 only *)
```

where:

*ram\_reg* is a register:  
     p  
     diob

*r/w* is the operator:  
     <- read  
     -> write

*ram\_address* is the RAM address, one of the following:  
     prm0  
     prm1  
     prm2  
     prm3  
     prm4  
     prm5  
     prm6  
     prm7  
     by\_diob  
     even numbers from 0 to 254 [direct address]  
     (0-15, 0-7) [direct address] (chan num, param num)

**Valid Subinstruction Combinations**

The ram subinstruction can be combined with the au (without immediate B bus values), the chan (format 4), goto or return, and dec\_return, end, or repeat subinstructions. However, goto or return is mutually exclusive with end.

**Description**

The following describe the operands of the subinstruction.

|             |  |
|-------------|--|
| ram_reg     | Specifies the register (p or diob) for the subinstruction.                                       |
| r/w         | Specifies the ram operation: read or write.  |
| ram_address | The keyword or value used implies the addressing mode, as described in the following paragraphs. |

The addressing modes for parameter RAM are direct, relative, and indirect. A numeric address implies the direct addressing mode, in which the RAM address is taken from the ram address field of the microinstruction. This address is an even number in the range of 0..254, or a channel number (0 - 15) and a parameter number (0-7). (See **3.2.6 RAM Access Coherency** and **3.2.7 RAM Parameter** for further information about ram accesses).

Keywords prm0..prm7 imply relative addressing. Writing to prm6 or prm7 of channel 0..13 of TPU1 has no effect; reading these parameters returns 0. The channel number is taken from the channel register, and the parameter number is taken from the ram address field of the microinstruction.

Keyword by\_diob implies the indirect addressing mode, in which bits 7..1 of diob are used to address parameter RAM.

NOTE: Two-word coherency is guaranteed by TPU hardware when two consecutive ram subinstructions access parameter RAM.

**EXAMPLES:**

|                   |  |
|-------------------|--|
| ram p <- prm4.    | (* p gets parameter 4 of the channel whose number is in channel number register. *)  |
| ram p -> by_diob. | (* the value of p is written to the ram address denoted by bits 7:1 of diob *)   |
| ram p -> (2,3).   | (* the value of p is written to parameter 3 of channel 2 *)  |
| ram diob <- \$EC. | (* diob gets the value in ram address EC hex. Important: the ram absolute address is an even number in the range of 0..FE hex *) |

# REPEAT

## Repeat Microinstruction

# REPEAT

The repeat subinstruction repeats the microinstruction under control of the decrementor.

### Syntax:

repeat

### Valid Subinstruction Combinations

The repeat subinstruction can be combined with au, chan (formats 2 and 5), and ram subinstructions.

### Description

The microinstruction is executed the number of times specified in the decrementor + 1. If the decrementor is set to 0 the command is performed 17 times.

Refer to **3.2.11 Jump and Decrementor Operations** for additional information.

NOTE: After the decrementor reaches 0 it is set to F hexadecimal.

### EXAMPLES:

|                |                               |
|----------------|-------------------------------|
| au dec := #6.  | (* add the value of p to a *) |
| repeat;        | (* 7 times *)                 |
| au a := a + p. |                               |

# RETURN

Return from Subroutine

# RETURN

The return subinstruction returns control to the address stored in the return address register.

## Syntax:

```
return {, flush | no_flush}
```

## Valid Subinstruction Combinations

The return subinstruction can be combined with the ram subinstruction.

When no option or the no\_flush option is specified, the next microinstruction is executed and the  $\mu$ PC is loaded with the contents of the return address register. When the flush option is specified, the next instruction is forced to a nop, and the  $\mu$ PC is loaded with the contents of the return address register. The effects of the flush and no\_flush options are similar to those shown for the call subinstruction in Figure 2-1.

## EXAMPLE:


```
return.                (* jump to the address in the return address register,  
ram p -> prm5.        and execute the next microinstruction *)
```

## CHAPTER 3


### MICROINSTRUCTION FORMAT

This section describes the microinstruction set. Each of the five formats of microinstructions is named for the major operations it performs. Each field of a microinstruction format is related to a TPU resource, and is manipulated by a specific subinstruction. Figure 3-1 shows the microinstruction formats. The shading corresponds to the operation groups defined in the next section.


**FORMAT 1** : EXECUTION UNIT AND RAM




**FORMAT 2** : EXECUTION UNIT, FLAG, AND CHANNEL CONTROL




**FORMAT 3** : CONDITIONAL BRANCH, FLAG, AND CHANNEL CONTROL



**FORMAT 4** : JUMP, FLAG, AND RAM



**FORMAT 5** : EXECUTION UNIT, IMMEDIATE, AND FLAG



- |  |  |
|--|--|
| <p> EXECUTION UNIT OPERATIONS</p> <p> CHANNEL CONTROL OPERATIONS</p> | <p> RAM OPERATIONS</p> <p> MICROENGINE/SEQUENCING OPERATIONS</p> |
|--|--|

**Figure 3-1. Microinstruction Formats**

### 3.1 INSTRUCTION FIELDS

This section shows the encoding of the instruction fields referred to in the instruction format and the timing state in which the field is valid, where applicable. The default of a field (NOP) is a value of '1', the default value of the ROM.

NOTE: Encodings that are not listed are reserved.

#### 3.1.1 Execution Unit Fields

The fields for execution unit operations are described in this section. Formats 1, 2, and 5 contain one or more of these fields.

##### 3.1.1.1 T1 A-Bus Source Control (T1ABS)

###### BYTE Source

|      |         |               |                      |      |
|------|---------|---------------|----------------------|------|
| 0000 | AB(7:0) | := P(7:0);    | AB(8:15) :=0         | (t1) |
| 0001 | AB(7:0) | := P(15:8);   | AB(8:15) :=0         | (t1) |
| 0010 | AB(3:0) | := DEC(3:0);  | AB(4:15) :=0         | (t1) |
| 0011 | AB(7:4) | := CHAN(3:0); | AB(0:3),AB(8:15) :=0 | (t1) |
| 0111 | AB(7:0) | := 00;        | AB(8:15) := 0        | (t1) |

###### SPECIAL OPERATION

|      |          |       |             |      |
|------|----------|-------|-------------|------|
| 0100 | AB(15:0) | := 0; | ERT := MER; | (t2) |
|------|----------|-------|-------------|------|

###### WORD Source

|      |          |               |      |
|------|----------|---------------|------|
| 1000 | AB(15:0) | := P(15:0)    | (t1) |
| 1001 | AB(15:0) | := A(15:0)    | (t1) |
| 1010 | AB(15:0) | := SR(15:0)   | (t1) |
| 1011 | AB(15:0) | := DIOB(15:0) | (t1) |
| 1100 | AB(15:0) | := TCR1(15:0) | (t1) |
| 1101 | AB(15:0) | := TCR2(15:0) | (t1) |
| 1110 | AB(15:0) | := ERT(15:0)  | (t1) |
| 1111 | AB(15:0) | := 0000       | (t1) |

##### 3.1.1.2 T1 B-Bus Immediate Data (T1BBI)

(8 bits)

|      |                  |      |
|------|------------------|------|
| x..x | 8-bit data field | (t1) |
|------|------------------|------|

**3.1.1.3 T1 B-Bus Source Control (T1BBS)**

|     |          |               |      |
|-----|----------|---------------|------|
| 000 | BB(15:0) | := P(15:0)    | (t1) |
| 001 | BB(15:0) | := A(15:0)    | (t1) |
| 010 | BB(15:0) | := SR(15:0)   | (t1) |
| 011 | BB(15:0) | := DIOB(15:0) | (t1) |
| 111 | BB(15:0) | := 00000      | (t1) |

NOTE: If shift right and SR are specified and the decrementor is decrementing, the B-BUS is loaded with bsrc (b source) or 0 determined by the least significant bit of the shift register. This operation is used for register multiplication.

**3.1.1.4 T3 A-Bus Destination Control (T3ABD)**

|      |                                  |                                  |      |
|------|----------------------------------|----------------------------------|------|
| 0000 | A(15:0)                          | := AB(15:0)                      | (t3) |
| 0001 | SR(15:0)                         | := AB(15:0)                      | (t3) |
| 0010 | ERT(15:0)                        | := AB(15:0)                      | (t3) |
| 0011 | DIOB(15:0)                       | := AB(15:0)                      | (t3) |
| 0100 | P(15:8)                          | := AB(7:0); P(7:0) unchanged     | (t3) |
| 0110 | P(7:0)                           | := AB(7:0); P(15:8) unchanged    | (t3) |
| 0111 | P(15:0)                          | := AB(15:0)                      | (t3) |
| 1000 | Link(3:0)                        | := AB(7:4)                       | (t3) |
| 1001 | CHAN(3:0)                        | := AB(7:4)                       | (t3) |
| 1010 | DEC(3:0)                         | := AB(3:0)                       | (t3) |
| 1011 | DEC(3:0)                         | := AB(3:0); CHAN(3:0) := AB(7:4) | (t3) |
| 1100 | TCR1(15:0)                       | := AB(15:0)                      | (t3) |
| 1101 | TCR2(15:0)                       | := AB(15:0)                      | (t3) |
| 1111 | Nil (No destination is selected) |                                  |      |

**3.1.1.5 AU B-Bus Invert Control (BINV)**

|   |           |                                 |      |
|---|-----------|---------------------------------|------|
| 0 | Bin(15:0) | := !BB(15:0) (one's complement) | (t1) |
| 1 | Bin(15:0) | := BB(15:0)                     | (t1) |

**3.1.1.6 AU B-Bus Carry Control (CIN)**

|   |          |      |      |
|---|----------|------|------|
| 0 | Carry in | := 1 | (t1) |
| 1 | Carry in | := 0 | (t1) |

NOTE: The creation of the constant 8000(hex) is a special case:

If (T1BBS = 111) & (Cin = 0) & (Bin = 0) then Bin = \$8000 (8000 hex)

This is implemented by special logic, inverting bit 15 of Bin to 0.

**3.1.1.7 AU Shifter Control (SHF)**

|    |                 |                                      |      |
|----|-----------------|--------------------------------------|------|
| 00 | AB(15:1)        | := AU(14:0), AB(0) := 0;             | (t3) |
|    |                 | Carry flag := AU(15)                 |      |
|    |                 | (shift left)                         |      |
| 01 | if SRC = 1 THEN |                                      |      |
|    |                 | AB(14:0) := AU(15:1), AB(15) := Cout | (t3) |
|    | else            |                                      |      |
|    |                 | AB(14:0) := AU(15:1), AB(15) := 0    | (t3) |
|    |                 | Carry flag := AU(0)                  |      |
|    |                 | (shift right)                        |      |
| 10 | AB(14:0)        | := AU(15:1), AB(15) := AU(0)         | (t3) |
|    |                 | Carry flag := AU(0)                  |      |
|    |                 | (rotate right)                       |      |
| 11 | AB(15:0)        | := AU(15:0)                          | (t3) |
|    |                 | Carry flag := Cout                   |      |
|    |                 | (no shift)                           |      |

NOTES:

1. Cout is the AU result carry out.
2. In no shift byte operation case, Cout is the carry out from bit 7. Otherwise, Cout is the carry from bit 15.

**3.1.1.8 Shift Register Control (SRC)**

|   |                           |                     |
|---|---------------------------|---------------------|
| 0 | shift right: SR(14:0)     | :=SR(15:1);         |
|   | IF SHF = 01 (shift right) | then SR(15) :=AU(0) |
|   |                           | else SR(15) := 0;   |
| 1 | no shift                  |                     |



**3.1.1.9 AU Condition Code Latch Control (CCL)**

|   |  |      |
|---|--|------|
| 0 | Latch Condition Codes (Z,C,N,V)        | (t2) |
| 1 | Do Not Latch Condition Codes (Z,C,N,V) |      |

**3.1.2 Channel Control Fields**

The fields for channel control operations are described in this section. Formats 2, 3, 4, and 5 contain one or more of these fields.

**3.1.2.1 Channel Control MUX (CCM)**

|   |   |
|---|---|
| 0 | Use P(8:5) for TBS, P(4:2) for PAC, P(1:0) for PSC. |
| 1 | Nil   |

**3.1.2.2 Time Base Select Control (TBS)**

(Next microcycle)

|      |  |
|------|--|
| 0000 | Input channel; capture TCR1; match TCR1  |
| 0001 | Input channel; capture TCR1; match TCR2  |
| 0010 | Input channel; capture TCR2; match TCR1  |
| 0011 | Input channel; capture TCR2; match TCR2  |
| 0100 | Output channel; capture TCR1; match TCR1 |
| 0101 | Output channel; capture TCR1; match TCR2 |
| 0110 | Output channel; capture TCR2; match TCR1 |
| 0111 | Output channel; capture TCR2; match TCR2 |
| 1101 | neg_mrl (* TPU2 only *)                  |
| 1011 | neg_tdl (* TPU2 only *)                  |
| 1001 | neg_mrl, neg_tdl (* TPU2 only *)         |
| 1111 | nil                                      |

**3.1.2.3 Pin State Control (PSC)**

(Next microcycle)

|    |                                       |
|----|---------------------------------------|
| 00 | Force pin as specified by PAC latches |
| 01 | Force pin high                        |
| 10 | Force pin low                         |
| 11 | Nil                                   |

NOTE: If PSC = 00 and PAC is assigned a value in the same microinstruction, the pin value is set by the NEW PAC value.

**3.1.2.4 Pin Action Control (PAC)**

|     |                        |                        |
|-----|------------------------|------------------------|
|     | (Next microcycle)      |                        |
|     | Pin is OUTPUT          | Pin is INPUT           |
|     | on match do:           | detect transition:     |
| 000 | No change in pin state | No transition detected |
| 001 | Set pin to high        | Low -> high            |
| 010 | Set pin to low         | High -> low            |
| 011 | Set pin to toggle      | Any                    |
| 1xx | Nil                    | Nil                    |

**3.1.2.5 Match/Transition Detect Service Request Inhibit Control (MTSR)**

|    |   |
|----|---|
| 00 | Enable Service Request                    |
| 01 | Inhibit Service Request (Reset condition) |
| 1x | Nil                                       |

**3.1.2.6 Transition Detect Latch Negation Control (TDL)**

|   |                                |
|---|--------------------------------|
|   | (Next microcycle)              |
| 0 | Negate Transition Detect Latch |
| 1 | Nil                            |

**3.1.2.7 Match Recognition Latch Negation Control (MRL)**

|   |                                |
|---|--------------------------------|
|   | (Next microcycle)              |
| 0 | Negate Match Recognition Latch |
| 1 | Nil                            |

**3.1.2.8 Link Service Latch Negation Control (LSL)**

|   |                           |
|---|---------------------------|
| 0 | Negate Link Service Latch |
| 1 | Nil                       |

**3.1.2.9 Flag Control (FLC)**

|     |       |                               |      |
|-----|-------|-------------------------------|------|
| 001 | Set   | Channel Flag0                 | (t1) |
| 000 | Clear | Channel Flag0                 | (t1) |
| 011 | Set   | Channel Flag1                 | (t1) |
| 010 | Clear | Channel Flag1                 | (t1) |
| 100 | Set   | Channel Flag2 (* TPU2 only *) | (t1) |
| 101 | Clear | Channel Flag2 (* TPU2 only *) | (t1) |
| 1xx | Nil   |                               |      |

**3.1.2.10 Channel Interrupt Request (CIR)**

|   |                         |
|---|-------------------------|
| 0 | Assert State Status Bit |
| 1 | Nil                     |

**3.1.2.11 Event Register Write Control (ERW)**

|   |                        |      |
|---|------------------------|------|
|   | (next microcycle)      |      |
| 0 | MER(15:0) := ERT(15:0) | (t2) |
| 1 | Nil                    |      |

**3.1.2.12 Match Compare Register Control (EQ/GE)**

|    |                                       |                |
|----|---------------------------------------|----------------|
| 00 | Assert Match on Greater than or Equal |                |
| 01 | Assert Match on Equal Only            | (* TPU only *) |
| 11 | No Change                             |                |

**3.1.3 RAM Fields**

The fields for RAM operations are described in this section. Formats 1 and 4 contain one or more of these fields.

**3.1.3.1 RAM Input/Output Mode Control (IOM)**

|     |   |
|-----|---|
| 000 | P Access Using 3-bit Parameter Number from AID(2:0) concatenated with Channel number from channel register    |
| 000 | If RW=0 (Read from RAM) and AID bit 6=1, then Clear P (* TPU2 only *)   |
| 001 | P Access Using 7-bit Address from DIOB(7:1)   |
| 010 | P Access Using 7-bit Address from AID(6:0)  |
| 100 | DIOB Access Using 3-bit Parameter Number from AID(2:0) concatenated with channel number from channel register |
| 100 | If RW=1 (Write to RAM) and AID bit 6=1, then Clear Parameter Number given by AID(2:0) (*TPU2 only *)          |
| 100 | If RW=0 (Read from RAM) and AID bit 6=1, then Clear DIOB (*TPU2 only *)                                       |
| 101 | DIOB Access Using 7-bit Address from DIOB(7:1)  |
| 101 | If RW=1 (Write to RAM) and AID bit 6=1, then Clear Parameter Number given by DIOB(7:1) (*TPU2 only *)         |
| 110 | DIOB Access Using 7-bit Address from AID (6:0)  |
| x11 | Nil   |

**3.1.3.2 RAM Read/Write Control (RW)**

|   |                                       |
|---|---------------------------------------|
| 0 | Parameter Access is a Read (from RAM) |
| 1 | Parameter Access is a Write (to RAM)  |

**3.1.3.3 RAM Address (AID)**

(7 bits)  
xx..x 0 - 7f

**3.1.4 Microengine/Sequencing Fields**

The fields for microengine/sequencing operations are described in this section. All formats contain one or more of these fields.

**3.1.4.1 Next  $\mu$ PC Address Mode Control (NMA)**

|    |  |                               |
|----|--|-------------------------------|
| 00 | Regular Jump                                   | (BAF- $\rightarrow$ $\mu$ PC) |
| 01 | Jump to Subroutine                             | (BAF- $\rightarrow$ $\mu$ PC, |
|    | if FLS = 1 then $\mu$ PC + 1 $\rightarrow$ RAR |                               |
|    | else $\mu$ PC $\rightarrow$ RAR)               |                               |
| 10 | Return from Subroutine                         | (RAR- $\rightarrow$ $\mu$ PC) |
| 11 | nil  |                               |

RAR = Return Address Register (invisible to programmer)

**3.1.4.2  $\mu$ PC Flush Control (FLS)**

|   |   |
|---|---|
| 0 | Flush Instruction Pipe (Force microstore decode to NOP) |
| 1 | Nil   |

NOTE: If the branch is conditional, a flush is executed only when the jump condition (defined by BCC and FLS) is true.

**3.1.4.3 Branch Condition Code Field (BCC)**

|      |  |
|------|--|
| 0000 | Branch on AU LT (= N*!V + !N*V) - Less Than              |
| 0001 | Branch on AU LS (= C + Z) - Low/Same                     |
| 0010 | Branch on AU V Bit Overflow flag                         |
| 0011 | Branch on AU N Bit Latch (minus/plus)                    |
| 0100 | Branch on AU C Bit Latch (high or same/low)              |
| 0101 | Branch on AU Z Bit Latch (equal/not equal)               |
| 0110 | Branch on Channel Flag 1                                 |
| 0111 | Branch on Channel Flag 0                                 |
| 1000 | Branch on Transition Detect Latch                        |
| 1001 | Branch on Match Recognition Latch                        |
| 1010 | Branch on Link Service Latch                             |
| 1011 | Branch on Sequence Bit 1                                 |
| 1100 | Branch on Sequence Bit 0                                 |
| 1101 | Branch on Pin State Latch                                |
| 1101 | If TBS field is 1110, then Branch on Pin (* TPU2 only *) |
| 1110 | Branch on Channel Flag 2 (* TPU2 only *)                 |
| 1111 | Branch never   |

**3.1.4.4 Branch Condition Control (BCF)**

- |   |  |
|---|--|
| 0 | Conditionally branch if specified condition code is cleared. |
| 1 | Conditionally branch if specified condition code is set.     |

**3.1.4.5 Branch Address Field (BAF)**

- |      |          |
|------|----------|
|      | (9 bits) |
| x..x | 0 - 1FF  |

**3.1.4.6 Decrementor/End Control (DEC/END)**

- |    |  |
|----|--|
| 00 | Start Decrement & Subroutine Enable when DEC becomes 0, the $\mu$ PC is loaded from the Return Address Register. |
| 01 | Start Decrement, $\mu$ PC is not incremented when DEC is Decrementing until DEC becomes 0.                       |
| 10 | End current state  |
| 11 | Nil  |

**3.2 RESTRICTIONS**

The following restrictions apply to coding TPU operations. Of these, the TPU assembler checks for ERT read/write, MER read/write, and shift and shift register write operations. You must examine your code to avoid the other operations.

**3.2.1 Resources Parallelism**

Because a microinstruction contains 32 bits, organized in one of the formats shown in Figure 3-1, only certain combinations of subinstructions are valid. Table 3-1 lists the subinstructions and the fields used by each subinstruction. The x's in the format column show how fields (and subinstructions) can be combined into a microinstruction. The 2's in the table indicate additional options when using TPU2. The **nop** subinstruction is a special case; it is a microinstruction with 32 bits set to one, implying a format 5 microinstruction.

**Table 3-1. Subinstruction and Field Parallelism**

| Subinstruction              | Fields   | Format      |                                     |   |        |  |
|-----------------------------|--|-------------|-------------------------------------|---|--------|--|
|                             |  | 1           | 2                                   | 3                                       | 4      | 5  |
| au                          | t1abs, t3abd, shf<br>t1bbs, cin, binv<br>src, ccl<br>t1bbi                       | x<br>x<br>x | x<br>x                              |   |        | x<br><br>x<br>x                          |
| call<br>goto<br>return      | baf,fls<br>nma   |             |                                     |   | x<br>x |  |
| chan                        | flc<br>lsl<br>pac, psc<br>cir<br>tbs<br>erw<br>tdl<br>mrl<br>mtr<br>ccm<br>eq/ge |             | x<br>x<br>x<br>x<br><br>x<br>x<br>x | x<br><br>x<br><br>x<br>2<br>2<br>x<br>x | x<br>x | x<br>x<br><br>x<br><br><br><br><br><br>2 |
| dec_return<br>end<br>repeat | dec/end  | x           | x                                   |   | x      | x  |
| if                          | baf,fls<br>bcc,bcf   |             |                                     | x<br>x                                  |        |  |
| ram                         | aid, iom, rw   | x           |                                     |   | x      |  |

NOTE: The numeral 2 indicates TPU2 only. (Chapter 2's description of the CHAN subinstruction explains restrictions on combinations of ccm, mrl, tdl, and tbs fields for format 3.)

### 3.2.2 Write Channel Register Sequence

The changing of the channel number register causes latching of the pin state and transfer of the capture register of the new channel to the event temporary register (ERT). The new pin states are valid only on the SECOND microcycle after the change has been executed. The new ERT value is valid only on the SECOND microcycle (on T2) after the change has been executed.

**Table 3-2. Elapsed Times for Operations**

| Operation   | Microcycle      |              |             |     |
|---|-----------------|--------------|-------------|-----|
|   | n               | n+1          | n+2         | n+3 |
| Write Channel Register  | CHAN :=<br>xxxx | New          | New         | New |
| Read/ Write RAM, Relative address   | Old             | New          | New         | New |
| Branch using PSL or Channel Flags   | Old             | Old          | New         | New |
| Branch on All Other Conditions  | Old             | Old          | Old         | Old |
| ERT Value   | Old             | Old          | Old (1)     | New |
| <b>chan</b> subinstruction options:<br>neg_MRL, neg_TDL, TBS, PAC, or<br>PSC                | Old             | New          | New         | New |
| <b>chan</b> subinstruction option write_MER   | Old             | Do Not Write | New         | New |
| <b>au</b> subinstruction option read_MER  | Old             | Old          | Do Not Read | New |
| <b>chan</b> subinstruction options set/clear<br>channel flags, enable/disable_MTSR,<br>etc. | Old             | Old          | New         | New |
| <b>chan</b> subinstruction options neg_LSL<br>and CIR                                       | Old             | Old          | Old         | Old |

Note 1: ERT gets the value of the new selected channel capture register at T2. So, if ERT is used as an A BUS source for an **au** subinstruction, it presents the value of the OLD channel capture register. If ERT is written by an **au** subinstruction (used as an A BUS destination) the new value that has been copied from the new selected channel capture register is overwritten.

After changing the number in the Channel Register, commands can be executed on the new channel. Refer to Table 3-2 to obtain the time that must elapse before a command affects the new channel instead of the old. For example, after changing the Channel Register, a **chan** subinstruction with the neg\_MRL option in the next microinstruction instruction negates the MRL of the new channel, but to enable service requests on the new channel, one microinstruction must be executed after changing the Channel Register. Note that not all of the environment of the new channel becomes available after changing Channel Register; the neg\_LSL or cir option of a chan subinstruction, or a branch on a channel condition (other than the pin state latch, PSL) always refers to the old channel. The TPU assembler does not check for invalid sequences.



**EXAMPLES:**

Pin state (PSL) example:

```

au chan_reg := #3.
nop. (* any command *)
if PSL = 1 then goto sub1 (* only here the new
                           pin state is valid *)

```

ERT example:

```

au chan_reg := #3.
au ert := ert + p. (* old ert is valid as
                   source and destination *)

au p := ert. (* T1: ERT has old value
              T2: ERT is written from
                  new channel capture
                  register.
              T3: ERT is written from
                  A BUS if specified as an
                  A BUS destination *)

au p := ert. (* only here the new ert
              is valid as asrc *)

```

**3.2.3 MER Read After Write Channel**

Reading MER (**chan** subinstruction `read_mer` option) on the second  $\mu$ cycle after the channel number register has been written causes bus contention. Therefore do not read MER until two  $\mu$ cycles are completed after the channel number register is written. The TPU assembler does not check for this read after write of channel numbers.

**3.2.4 ERT Read/Write**

Bus contention can occur when ERT is both read from and written to the event register bus. This situation is generated by the following sequence:

1. Channel register is changed.
2. At the next microinstruction, a **chan** subinstruction with the `write_mer` option is issued.

In this case, in the third microcycle (at T2) ERT is written from the capture register (as a result of the channel number register change) and written to the match register (as a result of the subinstruction). The TPU assembler checks for this microinstruction sequence.

### 3.2.5 MER Read/Write

If MER is written (a **chan** subinstruction with the `write_mer` option), do not read MER (an **au** subinstruction with `read_mer` option) in the next microcycle, to avoid contention. The TPU assembler checks for this microinstruction sequence.

### 3.2.6 RAM Access Coherency

The TPU hardware guarantees a double word coherency when accessing the Parameter RAM. Thus any two consecutive ram accesses by TPU cannot be interrupted by a CPU access. Coherency is not guaranteed for an access of more than two words. A 32-bit CPU access likewise guarantees coherency, but two 16-bit CPU accesses do not guarantee coherency.

### 3.2.7 RAM Parameter

Each channel has a maximum of 8 parameters, numbered 0 - 7. An attempt to read a parameter other than 0 - 7 results in a read of parameter 0. An attempt to write a parameter other than 0 - 7 is not performed. The TPU assembler checks for this error.

### 3.2.8 Channel Latches Negation in Last Microinstruction

Do not negate TDL and MRL on the two last microinstructions of a time function state if the channel number was changed during this state. The TPU assembler does not check for these operations.

### 3.2.9 LSL Negation and Assertion Collision

When a **chan** subinstruction with the `neg_LSL` option and an **au** subinstruction that sets LSL are combined in a microinstruction, the TPU negates the current LSL value. The TPU assembler does not check for this subinstruction combination.

#### EXAMPLE:

```
au link := chan_reg;
chan neg_LSL.          (* the current channel LSL is negated *)
```

### 3.2.10 Shift and Shift Register Write

If an **au** subinstruction with a shift operator and an **sr** destination is specified in a microinstruction only a write to shift register is performed. The TPU assembler checks for this combination.

### 3.2.11 Jump and Decrementor Operations

If a terminal count in the decrementor occurs with a **goto** subinstruction, the jump is made to the address in the return address register (RAR). If the flush option is specified, the flush is performed. The TPU assembler does not check for this jump.

### 3.4.12 Channel Number Register Write at End

It is meaningless to write the channel number register on the last command of a state. The TPU assembler checks for this operation.

### 3.4.13 Decrementor Write During Decrement

If the decrementor is written while it is being decremented, the new number that was written becomes the current value of the decrementor. The TPU assembler does not check for this operation. CAUTION: This operation may cause an infinite loop.

### 3.4.14 TCR Read/Write

When writing to TCR1 or TCR2, the value is written to a temporary register. The temporary register is copied to the TCR on T2 of the following microcycle. If a TCR is written on one microcycle and read on the following microcycle the old value is read. The TPU assembler does not check for this operation.

#### EXAMPLE :

```

au tcr1 := p.    (* 1st instr: the master is written *)
au p := tcr1.   (* 2nd instr: the old value read @ T1, *)
                (* TCR1 updated @ T2 *)
au p := tcr1.   (* 3rd instr: the new value read @ T1 *)

```

### 3.4.15 Pending Matches

Once initiated and enabled, a match cannot be blocked; therefore, if a match is initiated (mer is written, MRL and MTSR are negated) the match occurs as soon as the appropriate TCR (selected by TBS) has reached its value. (A transition, on the other hand, is blocked by setting PAC to no\_trans with a **chan** subinstruction.)

Therefore it is possible that, when changing the time function that a channel is executing, a match initiated by the first time function (that has not yet occurred) occurs inadvertently during the operation of the second time function. This assumes that the second time function does not initiate its own matches; any match initiated by the second time function overrides the pending match.

One way to eliminate possible pending matches is to initiate an immediate match and then negate MRL without writing a new match value.

#### EXAMPLE :

```

au ert := tcr1;
chan pac := high; write_MER.
nop.          (* at least one command before match occurs *)
chan neg_MRL. (* must not include a write_mer *)

```



## APPENDIX A

### KEYWORDS

The following identifiers are keywords that are reserved for TPUMASM and may not be used as labels or macro names.

|          |               |           |               |
|----------|---------------|-----------|---------------|
| %INCLUDE | DEBUG         | MATCH_GTE | RAM           |
| %ENTRY   | DEC           | MAXERRORS | READ_MER      |
| %MACRO   | DEC_RETURN    | NAME      | REPEAT        |
| %ORG     | DIOB          | NEG_LSL   | RETURN        |
| %PAGE    | DISABLE_MATCH | NEG_MRL   | SET           |
| %TYPE    | DISABLE_MTSR  | NEG_TDL   | SHIFT         |
| A        | ENABLE_MATCH  | NIL       | SR            |
| AU       | ENABLE_MTSR   | NOLIST    | SRECBASE      |
| BANK     | END           | NOP       | SRECTYPE      |
| CALL     | ERT           | NOSREC    | SRECWIDTH     |
| CCL      | FUNCTION      | NOTABLES  | START_ADDRESS |
| CHAN     | GOTO          | NSHIFT    | STOP          |
| CHAN_DEC | HALT          | P         | TBS           |
| CHAN_REG | IF            | P_HIGH    | TCR1          |
| CIR      | INC           | P_LOW     | TCR2          |
| CLEAR    | LINK          | PAC       | WRITE_MER     |
| COND     | LIST          | PAGELNGTH |               |
| CONFIG   | MATCH_EQUAL   | PIN       |               |

KEYWORDS

## APPENDIX B

### ASSEMBLER MESSAGES

#### B.1 ERROR MESSAGES.

The following is a list of the error messages that may be displayed by TPUMASM. The numbers are for reference only, and are not normally displayed. Omitted reference numbers are presently unused by the assembler, but are reserved for future use.

The detection of an error causes the assembler to delete all output files except the list file, which is identified by the extension **.lst**. All error messages are displayed on the standard output device during assembly. All assembly errors (those not identified as command line errors or internal errors in subsequent paragraphs) are embedded in the output list file unless the **/NOLIST** command line option is in effect. In most systems, the standard output device is the console. Standard output can usually be redirected to a file or other device using the system redirection operator.

Error messages numbered 214 to 223, 233, 234, 236, 237 and 238 are command line errors. Command line errors are displayed on the standard output device only.

Error messages numbered 35, 88 and 96 (internal errors) are related to internal checks and should not normally occur. Please contact Motorola if you observe one of these errors.

Error messages 124, 125, 129..134, 136, 137, 139..145, 148..154 and 227 pertain to the TPU2. You should not encounter any of these messages when TPU1 code is being assembled.

Following each error message, where appropriate, is an example of erroneous code that results in the error. In some cases, additional error messages are generated. The actual messages generated and their position depends on the error context, i.e., the code that precedes and follows the erroneous line.

1:    Illegal Symbol

The question mark in the label of following line of code causes the assembler to issue error message 1.

```
?label: end.
```

2:    Can't open file

When a file specified in a line of code (as in the following line of code) is not accessible, the assembler issues error message 2.

```
%include 'nofile.txt'.
```



## ASSEMBLER MESSAGES

### 4: Unexpected end of file

The following line of code (or any line of code that results in an incomplete construct in a source file) causes the assembler to issue error message 4.

```
{Unclosed comment before end of file is reached.
```

### 5: Too many digits in constant

A line of code specifying a constant that exceeds the maximum number of digits allowed for the constant, as in the following line of code, causes the assembler to issue error message 5.

```
au p := 650000.
```

### 6: Illegal hex digit

An X or any other digit that is invalid in a hexadecimal constant, as in the following line of code, causes the assembler to issue error message 6.

```
au p := $X123.
```

### 8: Too many digits in hex Number

A hexadecimal constant, as in the following line of code, that contains more than four digits causes the assembler to issue error message 8.

```
au p := $12345.
```

### 10: Too many digits in bin Number

A binary constant that consists of more than 16 digits, as in the following line of code, causes the assembler to issue error message 10.

```
au p := %#10101010101010101.
```

### 11: Illegal binary digit

The following line of code contains an invalid digit (2) in a binary constant, which causes the assembler to issue error message 11.

```
au p := %#2101.
```

## 12: String exceeds line

The following line of code contains an unterminated string, effectively extending beyond the maximum line length. This causes the assembler to issue error message 12.

```
%macro ml 'no terminating quote
```

## 14: File name expected

The following line of code requires a file name, but contains none, which causes the assembler to issue error message 14.

```
%include .
```

## 15: Illegal Label in Entry Directive

The following line of code contains an invalid label (within parentheses), which causes the assembler to issue error message 15.

```
%entry start_address (label) .
```

## 16: Duplicate label

The following line of code contains the same label twice, which causes the assembler to issue error message 16.

```
label1: nop. label1: nop.
```

## 18: Illegal command syntax

The following line of code contains invalid syntax, which causes the assembler to issue error message 18.

```
! .
```

## 20: Illegal use of Shiftr &amp; write SR

Invalid use of keyword `shift` following a write to shift register operation (see **3.2.10 Shift and Shift Register Write**) in the following line of code causes the assembler to issue error message 20.

```
au sr := p, shift.
```

## ASSEMBLER MESSAGES

21: Illegal use of write MER & Channel #

Keyword `write_mer` in the following line of code is invalid (see **3.2.4 ERT Read/Write**), causing the assembler to issue error message 21.

```
au chan_reg := 3. chan write_mer.
```

22: Illegal Channel change

The change of channel in the following line of code is invalid (see **3.4.12 Channel Number Register Write at End**), causing the assembler to issue error message 22.

```
au chan_reg := 3; end.
```

23: Illegal instruction combination

The combination of `chan` and `au` subinstruction in the following line of code is invalid (see Table 3-1), causing the assembler to issue this error message:

```
chan write_mer; au p := #3.
```

25: <- or -> expected

The `=` operator is invalid in the following line of code, a `ram` subinstruction, causing the assembler to issue error message 25.

```
ram p = prm0.
```

26: RAM Address greater than \$FE

The hexadecimal value in the `ram` subinstruction in the following line of code is invalid (see **2.4 ASSEMBLER SUBINSTRUCTION**, `ram` subinstruction description) causing the assembler to issue error message 26.

```
ram p -> $100.
```

27: RAM Address is not even

An odd address (7) in the following line of code causes the assembler to issue error message 27.

```
ram p -> 7.
```

## 28: Illegal Channel Specification

An invalid channel number (x) in the following line of code causes the assembler to issue error message 28.

```
ram p -> (x,2).
```

## 29: Channel Number &gt; 15

A channel number greater than 15 in the following line of code causes the assembler to issue error message 29.

```
ram p -> (16,2).
```

## 30: , expected

The channel number (14) in the following line of code should be followed by a comma and a parameter number. This causes the assembler to issue error message 30.

```
ram p -> (14).
```

## 32: RAM Number greater than 7

The parameter number (8) in the following line of code is greater than 7, causing the assembler to issue error message 32.

```
ram p -> (14,8).
```

## 33: Illegal RAM syntax

The RAM address (x) in the following line of code is invalid, causing the assembler to issue this error message:

```
ram p -> x.
```

## 35: Illegal dec/end subcommand

An internal error has been detected. Please contact Motorola.

## 37: := expected

The = operator is not valid in the chan subinstruction in the following line of code, causing the assembler to issue error message 37.

```
chan pin = low.
```

## ASSEMBLER MESSAGES

38: Illegal psc expression

The 1 in the following line of code is invalid (see **2.4 ASSEMBLER SUBINSTRUCTIONS**, chan subinstruction description), causing the assembler to issue error message 38.

```
chan pin := 1.
```

39: Illegal Channel syntax

Keyword pit in the following line of code is invalid, causing the assembler to issue error message 39.

```
chan pit := low.
```

40: Illegal branch Condition

The branch condition (x) in the following line of code is invalid, causing the assembler to issue error message 40.

```
l1: if x = true then goto l1.
```

42: = expected

The operator (:=) in following line of code is invalid, causing the assembler to issue error message 42.

```
%entry function := 1; start_address *;  
cond hsr1=1,hsr0=1.
```

43: Illegal Conditional value

The condition value (maybe) in the following line of code is invalid, causing the assembler to issue this error message:

```
l2: if z = maybe then goto l2.
```

44: 'then' expected

The keyword then is omitted from the following line of code, causing the assembler to issue error message 44.

```
l3: if z = true goto l3.
```

45: 'goto' expected

The keyword `goto` is omitted in the following line of code, causing the assembler to issue error message 45.

```
14: if z = true then 14.
```

47: Label not found

Assuming that label `1b` does not appear in the source code, the following line of code causes the assembler to issue error message 47.

```
1a: goto 1b.
```

48: flush or no\_flush expected

An invalid keyword (`fish`) in the following line of code causes the assembler to issue error message 48.

```
15: goto 15, fish.
```

50: read\_mer after write\_mer is Illegal

The keyword `read_mer` following a `write_mer` operation (see **3.2.5 MER Read Write**) in the following line of code causes the assembler to issue error message 50.

```
chan write_mer. au read_mer.
```

51: A bus source and read\_mer is Illegal

A `read_mer` operation is incompatible with an A bus source (`p`) in the following line of code, causing the assembler to issue error message 51.

```
au sr := p + #2, read_mer.
```

52: Illegal AU destination

The destination (`x`) in the following line of code is invalid, causing the assembler to issue error message 52.

```
au x := p.
```

## ASSEMBLER MESSAGES

### 53: Illegal assignment

An invalid operator (=) in the following line of code causes the assembler to issue error message 53.

```
au p = diob.
```

### 54: Illegal bus source

Bus source by\_diob in the following line of code is invalid (see **2.4 ASSEMBLER SUBINSTRUCTIONS**, ram subinstruction description) , causing the assembler to issue error message 54.

```
au p := by_diob.
```

### 56: Error in AU expression

The operator \* in the following line of code is invalid, causing the assembler to issue error message 56.

```
au p := diob * sr.
```

### 57: Data not in range 0..255

Decimal value #256 in the following line of code is greater than the maximum value, causing the assembler to issue error message 57.

```
au p := #256.
```

### 59: Immediate data already specified

Immediate value #3 in the following line of code is invalid; immediate value #2 has already been entered. The assembler issues error message 59.

```
au p := #2 + #3.
```

### 60: max already specified

The second constant max in the following line of code is invalid, causing the assembler to issue error message 60.

```
au p := max + max.
```

61: Subtraction already specified

The second 1 in the following line of code (see **2.4 ASSEMBLER SUBINSTRUCTIONS**, au subinstruction description) causes the assembler to issue error message 61.

```
au p := p - 1 - 1.
```

62: 1 expected

The 2 in the following line of code is invalid (see **2.4 ASSEMBLER SUBINSTRUCTIONS**, au subinstruction description), causing the assembler to issue error message 62.

```
au p := p - sr - 2.
```

64: . expected

The semicolon (;) at the end of the following line of code is invalid (assuming that the next line does not continue a valid microinstruction). This causes the assembler to issue error message 64.

```
au p := a;
```

65: . or ; expected

No terminator has been entered for the following line of code, causing the assembler to issue error message 65.

```
au p := a
```

66: ) expected

The closing parenthesis has been omitted from the following line of code, causing the assembler to issue error message 66.

```
ram p -> (12,3.
```

67: : expected

The colon (:) following label 16 has been omitted from the following line of code, causing the assembler to issue error message 67.

```
16 au p := a.
```



## ASSEMBLER MESSAGES

68: Illegal pac expression

The value 1 in the following line of code is invalid (see **2.4 ASSEMBLER SUBINSTRUCTIONS**, chan subinstruction description) causing the assembler to issue this message 68.

```
chan pac := 1.
```

69: Illegal tbs expression

Keyword low in the following line of code is invalid, causing the assembler to issue error message 69.

```
chan tbs := low.
```

70: Illegal flag control

Keyword flag3 in the following line of code is invalid, causing the assembler to issue error message 70.

```
chan set flag3.
```

73: Illegal Symbol in directive

The following line of code consists of an assembler directive (%org) and a subinstruction (au) (see **2.2 SYNTAX**). This invalid combination causes the assembler to issue error message 73

```
%org 5; au p := a.
```

74: Illegal ram destination

Destination ram a in the following line of code is invalid (see **2.3 ASSEMBLER DIRECTIVES**, %entry directive description), causing the assembler to issue error message 74

```
%entry function = 5; start_address *;  
cond hsr1=1, hsr0=1; ram a <- prml.
```

75: <= expected

Operator <= in the following line of code is invalid, causing the assembler to issue error message 75.

```
%entry function = 5; start_address *;  
cond hsr1=1, hsr0=1; ram p <= prml.
```

## 76: Illegal preload parameter

Preload parameter prm8 in the following line of code is invalid (see **2.3 ASSEMBLER DIRECTIVES**, %entry directive description), causing the assembler to issue error message 76.

```
%entry function = 5; start_address *;
cond hsr1=1, hsr0=1; ram p <- prm8.
```

## 77: Condition field delimiter expected

The comma following hsr1=1 in the following line of code has been omitted, causing the assembler to issue error message 77.

```
%entry function = 5; start_address *;
cond hsr1=1 hsr0=1.
```

## 78: Identifier expected

Keyword au in the following line of code is not an identifier (see **APPENDIX A KEYWORDS**), causing the assembler to issue error message 78.

```
%entry function = 5; start_address *;
cond hsr1=1, hsr0=1; name = au.
```

## 79: Number expected

Keyword au in the following line of code is not a function number (see **2.3 ASSEMBLER DIRECTIVES**, %entry directive description), causing the assembler to issue error message 79.

```
%entry function = au; start_address *;
cond hsr1=1, hsr0=1.
```

## 80: Function Number not in range 0..15

Function number 16 in the following line of code is greater than 15, causing the assembler to issue error message 80.

```
%entry function = 16; start_address * ;
cond hsr1=1, hsr0=1.
```

## ASSEMBLER MESSAGES

### 81: Illegal Symbol in Entry Directive

Keyword `au` is invalid in the following line of code, causing the assembler to issue error message 81.

```
%entry function = 5; start_address * ;  
cond hsr1=1, hsr0=1; au.
```

### 82: Illegal Entry Condition field

Keyword `hsq1` is invalid in the following line of code, causing the assembler to issue error message 82.

```
%entry function = 5; start_address * ;  
cond hsq1=1, hsr0=1.
```

### 83: Illegal Entry Condition value

An entry condition value of 2 in the following line of code is invalid (see **2.3 ASSEMBLER DIRECTIVES**, %entry directive description), causing the assembler to issue error message 83.

```
%entry function = 5; start_address * ;  
cond hsr1=2, hsr0=1.
```

### 84: Error in Entry Condition expansion

The entry condition field in the following line of code is incomplete, causing the assembler to issue error message 84.

```
%entry function = 5; start_address * ; cond.
```

### 85: Target field not found

The `start_address` field has been omitted from the following line of code, causing the assembler to issue error message 85.

```
%entry function = 5; cond hsr1=1, hsr0=1.
```

### 86: Function not found

The function field has been omitted from the following line of code, which causes the assembler to issue error message 86.

```
%entry start_address *; cond hsr1=1, hsr0=1.
```

## 87: Condition not found

The entry condition field has been omitted from the following line of code, which causes the assembler to issue this error message:

```
%entry function = 5; start_address * .
```

## 88: Illegal Function Index

An internal error has been detected. Please contact Motorola.

## 89: Entry Address already occupied by Micro Code

The effect of the following lines of code would be to direct the assembler to overwrite existing microcode. See control store memory map in Figure 1-1. This causes the assembler to issue error message 89.

```
%org $180. au p := a.
%entry function = 0; start_address *;
cond hsr1=0,hsr0=1,pin=0.
```

## 90: Entry already used

The following lines of code assign the same memory area to two entries, causing the assembler to issue error message 90.

```
%entry function = 0; start_address *;
cond hsr1=0,hsr0=1,pin=0.
%entry function = 0; start_address *;
cond hsr1=0,hsr0=1,pin=0.
```

## 92: Undefined Entry Found

One or more entry points have not been accounted for in a given function.

## 94: Zero expected

The constant (1) in the following line of code is invalid (see **2.4 ASSEMBLER SUBINSTRUCTIONS**, au subinstruction description), causing the assembler to issue error message 94.

```
au p := !1.
```

## 96: Illegal match enable Option

An internal error has been detected. Please contact Motorola.

## ASSEMBLER MESSAGES

97: Micro Code exceeds ROM size

The effect of the following line of code is to overflow the size of ROM (see control store memory map in Figure 1-1), causing the assembler to issue error message 97.

```
%org 511. au p := a. au a := sr.
```

98: Micro Code Address already occupied by Micro Code

The following lines of code are invalid; the second line would place a different microinstruction in address 0. The assembler issues error message 98.

```
%org 0. au p := a.  
%org 0. au a := sr.
```

99: Micro Code overlaps Entry Point

The %org directive in following lines of code sets the location counter to the address of the entry defined by the %entry directive; see control store memory map in Figure 1-1. The assembler issues error message 99.

```
%entry function = 0; start_address *;  
cond hsr1=0,hsr0=1,pin=0.  
%org $180. au p := a.
```

100: pac & config assignment are mutually exclusive

The following line of code is invalid (see **2.4 ASSEMBLER SUBINSTRUCTIONS**, chan subinstruction description), which causes the assembler to issue error message 100.

```
chan pac := low, config := p.
```

101: tbs & config assignment are mutually exclusive

The following line of code is invalid (see **2.4 ASSEMBLER SUBINSTRUCTIONS**, chan subinstruction description), which causes the assembler to issue error message 101.

```
chan tbs := in_ml_cl, config := p.
```

102: pin & config assignment are mutually exclusive

The following line of code is invalid (see **2.4 ASSEMBLER SUBINSTRUCTIONS**, chan subinstruction description), which causes the assembler to issue error message 102.

```
chan pin := low, config := p.
```

## 104: Macro not found

Assuming no macro named `mx` has been defined, the following line of code causes the assembler to issue error message 104.

```
@mx.
```

## 105: Macro already defined

The following line of code defines and redefines macro `m2`, which causes the assembler to issue this error message:

```
%macro m2 'first'. %macro m2 'again'.
```

## 106: String expected

The following line of code consists of an incomplete macro definition, which causes the assembler to issue error message 106.

```
%macro m3 .
```

## 107: Macro Identifier expected

The following line of code specifies reserved keyword `au` as the name of a macro. See **APPENDIX A KEYWORDS**. This causes the assembler to issue error message 107.

```
%macro au 'au p := a'.
```

## 108: Goto Label expected

The following line of code consists of an incomplete `goto` subinstruction, which causes the assembler to issue error message 108.

```
goto .
```

## 110: Illegal Symbol in org Directive

The following line of code specifies keyword `au` as the operand of an `%org` directive, which causes the assembler to issue error message 110.

```
%org au.
```

## ASSEMBLER MESSAGES

113: + or - expected

The = operator is invalid in the following line of code, which causes the assembler to issue error message 113.

```
%org 10=8.
```

114: Result less than 0

The effective value of the operand of the %org directive in the following line of code is invalid, which causes the assembler to issue error message 114.

```
%org 8-10.
```

121: Illegal or Error in romtype

The TPU type in the following line of code is presently undefined (see **2.3 ASSEMBLER DIRECTIVES**, %type directive description), and causes the assembler to issue error message 121.

```
%type tpu3, 512.
```

122: %type may not be redefined

The following line of code defines TPU type tpu1 with two different memory sizes, causing the assembler to issue error message 122.

```
%type tpu1,512. %type tpu1,256.
```

123: AU operation already defined

The following line of code defines a second operation in an au subinstruction, which causes the assembler to issue error message 123.

```
au p := diob, sr := 5.
```

124: Illegal long address format. Number expected

The assembler is not able to interpret the indicated address.

125: Long address allowed only at the first argument

Misuse of long address notation.

129: Microcode exceeds bank boundary

Function has run over the 512 longword bank limit. It is necessary to re-partition the code.

- 130: Illegal ROM size, must be modulo 128  
Illegal argument in %type directive.
- 131: Illegal Multi bank format, number expected  
Check the bank number.
- 132: Illegal Multi bank format, comma expected  
A comma is the delimiter between the bank and the address.
- 133: Multi bank allowed only at the first argument  
Select a single bank argument.
- 134: Bank number not in range 0..3  
Correct the bank number.
- 136: Illegal Address for entry table  
Entry table address is not in legal range.
- 140: p, diob or #0 expected  
TPU2 source for RAM operation.
- 141: Only 0 allowed, #0 expected  
Attempt to write non-zero constant to RAM.
- 142: Can't write into #0  
R/W is probably reversed.
- 143: Direct address not allowed in #0 ram operation  
Only local parameter or DIOB is allowed.
- 144: -> expected  
Ram operation requires R/W operator.
- 145: mrl/tdl and tbs are mutually exclusive  
Cannot negate latches in the same instruction with time base select.



## ASSEMBLER MESSAGES

148: No banks in TPU1

Attempt to designate banks in TPU1.

149: Can't branch on pin in TPU1

Attempt to do conditional branch on pin state in TPU1.

150: No chan equal/greater subcommand in TPU1

Attempt to used match\_equal in TPU1.

151: No #0 ram operation in TPU1

Attempt to zero parameter in TPU1.

152: No format 3 mrl/tdl in TPU1

Incompatible operation in TPU1.

153: No flag2 operation in TPU1

TPU1 channels have only two flags each.

154: Bank assignment must precede start address

Illegal format of banked address.

170: Illegal Symbol in Include Directive

Keyword `function` in the following line of code is invalid and causes the assembler to issue error message 170.

```
%include 'nop.asc' ; function = 5.
```

171: Include Directive may not be repeated here

The following line contains two `%include` directives (see **2.3 ASSEMBLER DIRECTIVES**, `%include` directive description) causing the assembler to issue error message 171.

```
%include 'nop.asc' . %include 'nop.asc'.
```

172: End of line expected

The ram subinstruction in the following line of code is invalid (see **2.3 ASSEMBLER DIRECTIVES**, %include directive description), causing the assembler to issue error message 172.

```
%include 'nop.asc' . ram p <- 2.
```

173: Symbol Table is full

The symbols in the source file have filled the symbol table.

174: Disk Error during List File write

The specified disk write operation failed.

175: Disk Error during S Record File write

The specified disk write operation failed.

176: Disk Error during Source File read

The specified disk read operation failed.

200: Flag expression already specified

The chan subinstruction on the following line of code contains two flag expressions (see **2.4 ASSEMBLER SUBINSTRUCTIONS**, chan subinstruction description), which causes the assembler to issue error message 200.

```
chan set flag0, set flag1.
```

201: RAM expression already specified

The second ram subinstruction in the microinstruction in the following line of code (see **2.2.5 Microinstructions**) causes the assembler to issue error message 201.

```
ram p <- prm0; ram diob <- prml.
```

202: Insufficient system memory

Insufficient system memory is available for executing the assembler.

203: Illegal decimal digit

The x in the following line of code causes the assembler to issue this error message:

```
au p := #x.
```

## ASSEMBLER MESSAGES

### 204: Illegal use of start Address

The `start_address` keyword, as in the following line of code, is not valid in an `%include` directive. This causes the assembler to issue error message 204.

```
%include 'nop.asc'; start_address *.
```

### 205: Illegal use of Entry Condition

Entry conditions are not valid in an `%include` directive as in the following line of code. This causes the assembler to issue error message 205.

```
%include 'nop.asc'; cond hsr1=1, hsr0=1.
```

### 206: Illegal use of ram expression

A `ram` expression, as in the following line of code, is not valid in an `%include` directive. This causes the assembler to issue error message 206.

```
%include 'nop.asc'; ram p <- prm0.
```

### 207: Illegal use of match enable expression

Keyword `disable_match`, as in the following line of code, is not valid in an `%include` directive. This causes the assembler to issue error message 207.

```
%include 'nop.asc'; disable_match.
```

### 208: Can't write Symbol table file

A disk failure or software condition prevents writing the symbol table file.

### 209: Can't allocate symbol table memory

The symbol table requires more system memory than is available.

### 210: Can't allocate debug table memory

The debug table requires more system memory than is available.

### 211: Can't write Debug table file

A disk failure or software condition prevents writing the debug table file.

213: Rom size not in range

Value 511 in the following line of code, is not valid (see **2.3 ASSEMBLER DIRECTIVES**, %type directive description); it causes the assembler to issue error message 213.

```
%type tpul,511.
```

214: Listing file page size expected

The /PAGE LENGTH command line option does not specify a number of lines, as follows:

```
tpumasm file.asc /pagelength
```

215: Listing file page size not in range 10..255

The number of lines specified with the /PAGE LENGTH command line option is less than 10 or greater than 255, as follows:

```
tpumasm file.asc /pagelength 4
```

216: Illegal Option on command line

The command line entry specifies an invalid or undefined option, as follows:

```
tpumasm file.asc /nop
```

217: Illegal file extension

The file extension specified on the command line is invalid, as follows:

```
tpumasm file.lst
```

218: S record width expected

The /SRECWIDTH option on the command line does not specify a number, as follows:

```
tpumasm file.asc /srecwidth
```

219: S record width is not even or not in range 14..80

The number specified with the /SRECWIDTH option is either an odd number or is less than 14 or greater than 80, as follows:

```
tpumasm file.asc /srecwidth 11
```

## ASSEMBLER MESSAGES

220: S record base is not even

The /SRECBASE command line option specifies an odd load address, as follows:

```
tpumasm file.asc /srecbase 3
```

221: S record base expected

The /SRECBASE command line option does not specify a load address, as follows:

```
tpumasm file.asc /srecbase
```

222: S record type is not in range 1..3

The /SRECTYPE command line option specifies an invalid S-record type, as follows:

```
tpumasm file.asc /srectype 9
```

223: S record type expected

The /SRECTYPE command line option does not specify a type, as follows:

```
tpumasm file.asc /srectype
```

224: Illegal config expression

Keyword diob is not valid in a chan subinstruction. The following line of code causes the assembler to issue error message 224.

```
chan config := diob.
```

225: Assembly stopped

TPUMASM has terminated the assembly of the source file.

227: Line length exceeds 118 characters

Any line of code that exceeds the maximum line length (118 characters) causes the assembler to issue error message 227.

228: Missing % type directive

% type must be the first directive in the source.

229: Assembly terminated by user

The user has entered Ctrl-C to halt TPUMASM.

230: Macro recursion not allowed

The following line of code specifies macro recursion, which causes the assembler to issue error message 230.

```
%macro m2 '@m2'. @m2.
```

231: Can't allocate macro memory

The amount of available system memory is not sufficient for the macro.

232: . expected at end of macro

The following line of code does not contain the required period (.), which causes the assembler to issue error message 232.

```
%macro m3 'no end'
```

233: Repeated parameter not allowed:

The command line specifies more than one filename, or repeats an option, as follows:

```
tpumasm file.asc /nolist /nolist
```

234: Illegal parameter:

The command line contains an item or items other than a filename and defined options, as follows:

```
tpumasm file.asc nop
```

236: Illegal drive specifier

The drive specifier in the pathname on the command line is not a valid drive specifier, as follows:

```
tpumasm file.asc ab:file.asc
```

237: Max errors is not in range 1..32767

The number specified with the /MAXERRORS command line option is less than 1 or greater than 32767, as follows:

```
tpumasm file.asc /maxerrors 0
```

## ASSEMBLER MESSAGES

238: Max errors number expected

The /MAXERRORS command line option does not specify a number, as follows:

```
tpumasm file.asc /maxerrors
```

254: Pass 1 Error/Warning table is full

During execution of pass 1 of TPUMASM, the table of error and warning messages has filled.

255: Error/Warning table is full

The table of error and warning messages has filled.

## B.2 WARNING MESSAGES.

The warning messages that may be generated by TPUMASM are shown in the following list. The numbers are for reference only, and are not normally displayed. Warning numbers omitted from the sequence are presently unused by the assembler, but are reserved for future use.

The detection of a warning has no effect on any output files, and only serves as an indication of potentially incorrect or invalid microcoding techniques. All warning messages are displayed on the standard output device during assembly, and also are embedded in the output list file unless the /NOLIST command line option applies. In most systems, the standard output device is the console. Standard output may usually be directed to a file or other device using the system redirection operator.

Following each warning message is an example of code that results in the warning message.

501: Duplicate Include File Found

The duplicate %include directives in the following lines of code cause the assembler to issue warning message 501.

```
%include 'nop.asc'.  
%include 'nop.asc'.
```

502: Not TPU1 compatible code

A TPU2 only command was found in the code.

503: Undefined entry points found

The %entry directives in the source program have not defined all entry points allocated in emulation memory. This causes the assembler to issue warning message 503.

504: No entry points found

The source program does not define any entry points.

505: Function number redefined

The following line of code causes the assembler to issue warning message 505 when it has read a function number assignment in file func1.asc.

```
%include 'func1.asc'; function = 0.
```

506: Bank number redefined

The source changed the bank number.

507: Label in Default Bank used

Warning of redefinition of label.

508: Address in Default Bank used

Undefined address has defaulted.

### B.3 EXIT CODES

TPUMASM generates one of five exit codes when the assembler terminates execution. The exit code can be tested in DOS batch files using the ERRORLEVEL value. The codes and their causes are listed in the following table.

| Exit Code | Cause  |
|-----------|--|
| 0         | Successful assembly; no errors detected.                 |
| 1         | Detected error in command line parameter.                |
| 2         | No command line parameter specified.                     |
| 3         | Detected error caused premature termination of assembly. |
| 5         | Assembly completed; errors detected.                     |



## ASSEMBLER MESSAGES

## APPENDIX C

### SOURCE FILE STANDARD

#### C.1 SCOPE

This section defines the standard for in-code documentation for all current and future TPU microcode source files. The primary aim is to establish a common standard for documentation in all TPU microcode destined for inclusion in the TPU function library. However, it is also imperative that proprietary functions written for or by specific customers also adhere to this standard to ensure easy integration with functions from the library. Normally, a customer will want a mix of new specific functions with some of the existing functions from the library. By following the guidelines in this document, the TPU programmer ensures traceability, maintainability, readability and easy integration of his function with others written elsewhere.

#### C.2 FUNCTION NAMING

TPU functions are given a full descriptive name and a shortened version or nickname such as 'PPWA' or 'SPWM'. As the number of functions written for the TPU increases it is important, to avoid confusion, to ensure that a nickname is unique among all TPU functions. For this reason the TPU library administrator maintains a list of all known function nicknames and authorizes a 2- to 6-character nickname for any new function. The programmer shall propose a nickname (usually the initials of the full function name) to the administrator early in the function development effort. If this nickname has not already been used, the administrator logs it to prevent future duplication. If the suggested name has already been used, the administrator assigns another similar name. It is important to notify the administrator if a function is canceled to make the name available for future use.

#### C.3 LABEL AND MACRO NAMES

The TPU library allows functions from many different sources to be assembled (linked at source code level) together to form new function sets. For successful assembly, label and macro names must be unique within the set. The following scheme meets this requirement while not restricting the programmer's free choice of symbol names. To ensure unique symbols, the programmer adds the function nickname to all symbols in his source file in this manner:

LABEL -> LABEL\_NICKNAME: e.g. INIT\_PWM:

MACRONAME -> MACRONAME\_NICKNAME e.g. ANGLE\_PSP

As only the first 20 characters of labels and macro names are checked for uniqueness, enough of the nickname must be within the 20-character limit to insure unique symbols. Labels and nicknames should be brief.

## C.4 PROGRAM HEADER

To maintain traceability, all TPU source files shall begin with a standard program header in the format shown in Figure A-1. Programmers shall avoid using purely numerical dates in the header, otherwise confusion in the update history could result from the different standards in the U.S. and elsewhere.

```
( ***** )
( * )
( * Function:  QOM - QUEUED OUTPUT MATCH )
( * )
( * Creation Date:  02/Aug/91           From:  NEW )
( * Author:  Your Name )
( * )
( * Description: )
( * ----- )
( * Allows user to schedule several matches at once with )
( * incremental offsets. This reduces CPU overhead. The )
( * table of matches can be executed once, n times or )
( * continuously...  ETC, ETC )
( * )
( * Updates:  By:  Modification: )
( * -----  ---  ----- )
( * 07/Oct/91  JW  Rearrange HSR & link to save )
( * instructions and improve link )
( * functionality. )
( * 11/Oct/91  MP  Introduced flag0 to separate )
( * link/nonlink modes )
( * ----- )
( * Standard Exits Used:-  End_Of_Phase:  Y           End_Of_Link:  N )
( * )
( * External Files included:  LINKCHAN. )
( * )
( * CODE SIZE excluding standard exits =  51 LONGWORDS )
( * ----- )
( * )
( * )
( * ***** This Revision:  REV B ***** )
( * )
( * ***** LAST MODIFIED:  03/Nov/91           BY:  Ben Nevis ***** )
( * )
( * ***** )
```

Figure C-1. Standard Program Header

Use the fields in the standard header as follows:

**FUNCTION:** State both the nickname and the full name of the function.

**CREATION DATE:** The date the file was created.

**FROM:** If the function is derived from a previous source file, give the nickname of that function, otherwise enter NEW. This helps trace any bugs that may spread from one function to another.

**AUTHOR:** The name of the person who created the original source file.

**DESCRIPTION:** A brief overall description of what the function does. A simple graphic can be included if it aids understanding.

**UPDATES/ BY/ MODIFICATION:** Start using after a version of code is thought to be functional. Log **all** subsequent modifications with a brief description of what was fixed or changed.

**STANDARD EXITS USED:** Indicate which of the two standard exits (see **A.7 Standard Exits**), if any, are used in the function. This supports combining this function with others more quickly and with more efficient code.

**EXTERNAL FILES INCLUDED:** Several TPU functions can share a common subroutine such as the LINKCHAN subroutine in the standard functions. In this case the subroutine is often in a separate file that is linked into the main function file during assembly using the assembler directive %include. To maintain traceability, the names of all files included in this manner should be listed in the header.

**CODE SIZE:** This is an essential parameter for the user when assessing which functions can be assembled together and still fit into a given microcode space. This field should state the code size of the function in longwords, including the entry points but excluding any of the standard exits used. For example, if a function uses 30 instructions including end\_of\_phase, the code size stated shall be  $30 - 1 + 8$  (for entries) = 37 longwords.

**THIS REVISION:** The revision number of the function. This should start with rev A on the first release of code to the library or field, and be updated on each modified version of the source that is released.

**LAST MODIFIED:** The date that the file was last edited - **always** update.

**BY:** The name of the last person to edit the file. This person (not the author) is the first contact for information on the function.

## C.5 DATA STRUCTURE

As an aid to understanding the program, an explanation of the function data structure shall follow the standard program header. As data structures vary in complexity between functions, a standard format of the structure description is not enforced, but the minimum information that must be presented is:

- A. Brief descriptions of each parameter RAM variable stating:
  - i. Name.
  - ii. Size.
  - iii. Location.
  - iv. Written by (CPU, TPU, both).
  - v. Value limits.
  - vi. Any coherency issues.
  
- B. An explanation of the action of the host sequence bits.

Additional useful information shall be included wherever possible, such as when interrupts to the CPU are generated and whether links are used.

A suitable format for a data structure description is shown in Figure A-2.

```

( ***** )
( *          DATA STRUCTURE          * )
( *                                     * )
( * Name:           Written by:       Location:       * )
( * -----         -----         -----         * )
( * REF_ADDR_QOM           CPU           PARAMETER0 8..15 * )
( *           Address of reference time for 1st match * )
( *                                     * )
( * LAST_MATCH_TIM_QOM      TPU           PARAMETER1 0..15 * )
( *           Time of last match stored here at end of * )
( *           match sequence - overwrites LOOP_CNT_QOM * )
( *                                     * )
( * OFF_PTR_QOM            BOTH           PARAMETER1 0..7 * )
( *           During initialization, nonzero value selects * )
( *           link mode. Thereafter updated by TPU as * )
( *           pointer into match offset table. * )
( *                                     * )
( * BIT_A_QOM              CPU           PARAMETER0 BIT0 * )
( *           Selects timebase 0:TCR1, 1:TCR2 * )
( *                                     * )
( * HSQ1  HSQ0  Action * )
( * ----  ----  ----- * )
( *  0    0    Single shot mode - match table executed once * )
( *  0    1    Loop n times and stop: n = LOOP_CNT_QOM * )
( *  1    X    Loop through match table continuously * )
( *                                     * )
( * Links Accepted: YES           Links Generated: NO * )
( *                                     * )
( * Interrupts Generated after: Initialization HSR complete * )
( *                               Match sequence completed * )
( *                                     * )
( ***** )

```

Figure C-2. Data Structure

## C.6 STATE AND ENTRY DEFINITION & DOCUMENTATION

To provide some common ground between programmers, the following definitions of a state shall be used:

- i. A series of uninterruptable microinstructions that is executed as the result of a service request to the scheduler (all code between entry and end).
- ii) A series of uninterruptable microinstructions that is executed as the result of a service request to the scheduler and the condition of one or more of the following control bits/flags:

HSQ1, HSQ0, TDL, MRL, FLAG1, FLAG0, COND.

COND represents a function-specific condition test such as a control bit implemented in parameter RAM.

The first definition allows all code between an entry point and an **end** to be referred to as one state. The second definition allows a degree of optional subdivision within the entry to **end** code sequence (e.g. a branch taken on the value of FLAG1 may or may not constitute a new state).

By following these definitions, the states described in the final user documentation will be compatible with those indicated in the source code. To this end, the following documentation of entry points shown in Figure A-3 shall be used in the source code:

```

(***** )
( * )
( * ENTRY NAME : MATCH_QOM )
( * )
( * STATE(S) ENTERED: S1, S3 )
( * )
( * PRELOAD PARAMETER: LAST_OFF_ADDR_QOM )
( * )
( * ENTER WHEN: M/TSR = 1, Flag0 = 0, etc )
( * )
( * mrl = 1 -> State1 )
( * )
( * mrl = 0 -> State3 )
( * )
( * ACTION: S1: Update match table pointer and check for )
( * )
( * table end: - if not table end then )
( * )
( * schedule next match )
( * )
( * )
( * S3: Do something else ... )
( * )
(***** )

%entry name = funcname; start_address *; disable_match;
cond hsr1=0, hsr0=0, lsr=0, m/tsr=1, pin=x, flag0=x;
ram p <- prm0.

```

### Figure C-3. Entry Point Documentation

If an entry point acts as the start for more than one state as in the example in Figure A-3, the point of division between the multiple states must also be highlighted in the source code. This is achieved by inserting a marker line as follows into the source code after the conditional branch that chooses between states:

```
( *----- STATE 3 ----- * )
```

A comment beside all the **end** commands in the source code also indicates which state(s) ends at this point:

```
end. (* states 2 & 4 end here *)
```

## C.7 STANDARD EXITS

Only a few TPU functions utilize all of the 16 possible entry points. In most TPU functions, the unused entry points must be correctly terminated to ensure correct operation in case of an erroneous service request. The normal method for doing this is to transfer control for the unused



entries (using the `start_address` option of the `%entry` directive) to a single microinstruction that executes an end subinstruction. If all TPU functions use the same label name for this instruction then microcode space can be saved when multiple functions are assembled together by removing the instruction from all the individual functions and including it singly in the linking source file. As in the past, the label name used for this instruction is:

```
End_Of_Phase:end.
```

This exit point serves many cases, but is not adequate for the case of an erroneous link request to a function that is not intended to receive links. In this case, executing an **end** leaves the link flag set, and another service request is immediately issued to the scheduler. The repeated request for link service has a detrimental effect on the whole TPU performance. For this reason, it is important when designing non-linkable functions to ensure that the unused link entry points are properly terminated with both a **chan** subinstruction with the `neg_lsl` option and an **end** subinstruction. Since this is a common occurrence, a second standard exit point is used to save microcode space during linking. In this case, the label and instruction used are:

```
End_Of_Link: chan neg_lsl;  
end.
```

The programmer should indicate in the header when either of these two labels is used. Note that the actual labels and instructions are not part of the function source file, but are in the master source file that calls several functions via the `%include` directive to form a new function set. In this way multiple functions can use the same labels without the user editing before linking functions together.

It should not be assumed that either of these standard exits suffices for all functions. The implications of not clearing some of the flags must be evaluated carefully for each function, and there will be instances where it will be necessary to terminate unused entry points with additional flag clear operations (`tdl`, `mrl` etc). In these cases the programmer shall use an instruction label name that incorporates the function nickname for the remainder of the source code.

## C.8 GENERAL DOCUMENTATION

TPU microcode source is neither easy to read nor to understand - normal program flow is not always followed and devious tricks are often used to make the most of the parallelism of the instructions. For this reason, the TPU programmer shall provide the fullest level of documentation possible (barring the obvious). The source code documentation can be enhanced by references to pseudocode used during the function design. Accurate comments are important when modifying the source.

## APPENDIX D

### USEFUL ROUTINES

#### D.1 MULTIPLY

The TPU can multiply a 16-bit value by a 16-bit value, obtaining a 32-bit result. Multiplying uses the sr register and 2 other 16-bit registers: p, a, diob, or ert. Multiplying takes the format of reg1:sr = reg2 \* sr, where:

reg1 = p, a, diob, or ert; reg2 = p, a, diob, or ert; reg1 != reg2.

#### EXAMPLE:

The following must be done before executing the code for the example:

```

au diob := first number.
au sr := second number. (* reg2 *)
au p := 0.                (* reg1 *)

```

```

(*****
(* BEFORE executing the following code:      *)
(*      diob = first number                   *)
(*      sr = second number                   *)
(*      p = 0                                *)
(*****

```

MULTIPLY:

```

    au dec := 15. (* repeat addition loop 16 times. *)
    repeat;
    au p :=>> p + diob, shift.    (* actual multiply *)

```

When the repeated addition is done the 32-bit result is in p:sr. The most significant word is in p and the least significant word is in sr.

When sr is enabled for shifting and the AU shifter is also enabled to shift right, the least significant bit of the AU shifter output is shifted into SR15, effecting a 32-bit shift. If the sr and the AU shifter are both enabled to shift and dec is decrementing, the B-bus input to the AU is the contents of the B-bus or zero as determined by the least significant bit of SR: 1 or 0, respectively.

**D.2 MULTIPLE CHANNEL LINK**

This routine links to as many as eight channels. To link to 8 channels code like the following should be used:

```

    au dec := 8.
    call Link_chan, flush; dec_return.

(*****)
(* PROCEDURE : Link_chan *)
(* *)
(* ACTION: Link up to 8 channels *)
(* *)
(* PARAMETERS & REGISTERS: *)
(* p_high - first channel to be linked *)
(* dec - number of channels to be linked *)
(*****)

Link_chan :
    au link := p_high + #$00.
    au link := p_high + #$10.
    au link := p_high + #$20.
    au link := p_high + #$30.
    au link := p_high + #$40.
    au link := p_high + #$50.
    au link := p_high + #$60.
    au link := p_high + #$70.

```

## **APPENDIX E**

### **S-RECORD OUTPUT FORMAT**

#### **E.1 INTRODUCTION**

The S-record format, for output modules, was devised for encoding programs or data files in a printable ASCII format for transportation between computer systems. You can visually monitor the transportation process making it easier to edit S-records.

#### **E.2 S-RECORD CONTENT**

S-records are character strings consisting of fields identifying:

- o The record type
- o Record length
- o Memory address
- o Code/data
- o Checksum

Each binary data byte is encoded as a 2-character hexadecimal number; the first character represents the high-order 4 bits, and the second character the low-order 4 bits of the byte.

## S-RECORD OUTPUT FORMAT

The five S-record fields are as follows:

|      |               |         |           |          |
|------|---------------|---------|-----------|----------|
| TYPE | RECORD LENGTH | ADDRESS | CODE/DATA | CHECKSUM |
|------|---------------|---------|-----------|----------|

| Field         | Printable Characters | Contents   |
|---------------|----------------------|--|
| Type          | 2                    | S-record type -- S0, S1, etc.  |
| Record Length | 2                    | The count of the character pairs in the record, excluding the type and record length.  |
| Address       | 4,6, or 8            | The 2-, 3-, or 4-byte address where the data field is to be loaded into memory.  |
| Code/data     | 0-2n                 | From 0 to n bytes of executable code, memory-loadable data, or descriptive information. For compatibility with teletypewriters, some programs may limit the number of bytes to as few as 28 (56 printable characters in the S-record). |
| Checksum      | 2                    | The least significant byte of the ones complement of the sum of the values represented by the pairs of characters making up the record length, address, and the code/data fields.  |

Each record can be terminated with a CR/LF/NULL. Additionally, an S-record can have an initial field to accommodate other data such as line numbers generated by some time-sharing systems.

Transmission accuracy is ensured by the record length (byte count) and checksum fields.

### E.3 S-RECORD TYPES

Eight S-record types are defined to accommodate the needs of:

- o Encoding
- o Transportation
- o Decoding functions

The various Motorola software development programs utilize only those S-records that serve the program's purpose. For specific information on which S-records are supported by a particular program, consult the user's manual for that program.

An S-record-format module can contain these S-records types:

- S0** The header record for each block of S-records. The code/data field can contain any descriptive information identifying the following block of S-records. The address field is normally zeros.
- S1** A record containing code/data and the 2-byte address where the code/data is to reside.
- S2** A record containing code/data and the 3-byte address where the code/data is to reside.
- S3** A record containing code/data and the 4-byte address where the code/data is to reside.
- S5** A record containing the number of S1, S2, and S3 records transmitted in a particular block. This count appears in the address field. No code/data field is provided.
- S7** A termination record for a block of S3 records. The address field can optionally contain the 4-byte instruction address to which control is passed. No code/data field is provided.
- S8** A termination record for a block of S2 records. The address field can optionally contain the 3-byte instruction address to which control is passed. No code/data field is provided.
- S9** A termination record for a block of S1 records. The address field can optionally contain the 2-byte instruction address to which control is passed. If not specified, the first entry point specification encountered in the object module input is used. No code/data field is provided.

Each block of S-records contains only one termination record. The S7 and S8 records are usually used only when control is passed to a 3- or 4-byte address. Normally, only one header record is used, although multiple header records can occur.

## E.4 CREATION OF S-RECORDS

S-record-format programs are written by various software development programs, for example:

- o Dump utilities
- o Debuggers
- o Cross assemblers or cross linkers

Programs are available for downloading or uploading a file in S-record format from a host system to 8- or 16-bit microprocessor based systems.

## E.5 Example

The following is a typical S-record-format module as printed or displayed:

```
S00600004844521B
S1130000285F245F2212226A000424290008237C2A
S11300100002000800082629001853812341001813
S113002041E900084E42234300182342000824A952
S107003000144ED492
S9030000FC
```

The module consists of one S0 record, four S1 records, and an S9 record. The **S0** record consists of the following character pairs:

- S0** S-record type S0, indicating that it is a header record.
- 06** Hexadecimal 06 (decimal 6), indicating that six character pairs (or ASCII bytes) follow.
- 00** Four-character 2-byte address field, zeros in this example.
- 00**
- 48**
- 44** ASCII H, D, and R - "HDR"
- 52**
- 1B** The checksum.

The first **S1** record consists of the following character pairs:

- S1** S-record type S1, indicating that it is a code/data record loaded or verified at a 2-byte address.
- 13** Hexadecimal 13 (decimal 19), indicating that 19 character pairs, representing 19 bytes of binary data, follow.

The next two character pairs are the four-digit (two byte) address field; hexadecimal address \$0000, where the data that follows is loaded.

The next 16 character pairs are the actual program code/data ASCII bytes.

The last character pair is the checksum.

The second and third S1 records each also contain \$13 (19) character pairs and end with checksums 13 and 52, respectively.

The fourth S1 record contains 07 character pairs and has a checksum of 92.

The S9 record contains the following character pairs:

**S9** S-record type S9, identifying a termination record.

**03** Hexadecimal 03, indicating that three character pairs (3 bytes) follow.

The next two character pairs are the four character (two-byte) address field, \$0000.

**FC** The S9 record checksum.

Each S-record printable character is encoded in hexadecimal ASCII representation of the binary bits that are actually transmitted. For example, the first S1 record above sends the hexadecimal data value of \$28 as the ASCII characters 28. The hexadecimal representation of ASCII 2 is \$32; the hexadecimal representation of ASCII 8 is \$38.



## S-RECORD OUTPUT FORMAT